RVN5E010MH

Single-channel high-side driver with analog current sense

Datasheet - production data

HPack

Features

Max supply voltage	V_{CC}	41 V
Operating voltage range	V_{CC}	4.5 V to 28 V
Typ. ON-state resistance	R_{ON}	10 mΩ
Current limitation (typ)	I_{LIMH}	85 A
OFF-state supply current	I_S	2 µA[1]

1. Typical value with all loads connected.

- General
  - Inrush current active management by power limitation
  - Very low standby current
  - 3 V CMOS compatible inputs
  - Optimized electromagnetic emissions
  - Very low electromagnetic susceptibility
  - Compliant with European directive 2002/95/EC
  - Very low current sense leakage
- Diagnostic functions
  - Proportional load current sense
  - High current sense precision for wide current range
  - Current sense disable
  - Output short to ground indication
  - Overload and short to ground (power limitation) indication
  - Thermal shutdown indication
- Protections
  - Undervoltage shutdown
  - Overvoltage clamp

- Load current limitation
- Self-limiting of fast thermal transients
- Protection against loss of ground and loss of V_{CC}
- Overtemperature shutdown with auto-restart (thermal shutdown)
- Reverse battery protection with self switch on of the Power MOSFET
- Electrostatic discharge protection
- Aerospace and Defense features
  - Dedicated traceability and part marking
  - Production parts approval documents available
  - Adapted Extended life time and obsolescence management
  - Extended Product Change Notification process
  - Designed and manufactured to meet sub ppm quality goals
  - Advanced mold and frame designs for Superior resilience to harsh environment (acceleration, EMI, thermal, humidity)
  - Single Fabrication, Assembly and Test site
  - Dual internal production source capability

Application

- All types of resistive, inductive and capacitive loads in Aerospace and Defense applications

September 2014 DocID026754 Rev 2 1/35

This is information on a product in full production.

www.st.com

Contents

List of tables

List of figures

1   Description

The RVN5E010MH is a single-channel high-side driver manufactured using ST proprietary VIPower® M0-5 technology and housed in HPAK package. The device is designed to drive 12 V grounded loads delivering protection, diagnostics and easy 3 V and 5 V CMOS compatible interface with any microcontroller.

The device integrates advanced protective functions such as load current limitation, inrush and overload active management by power limitation, overtemperature shut-off with auto-restart and overvoltage active clamp.

A dedicated analog current sense pin is associated with every output channel in order to provide enhanced diagnostic functions including fast detection of overload and short-circuit to ground through power limitation indication and overtemperature indication.

The current sensing and diagnostic feedback of the whole device can be disabled by pulling the CS_DIS pin high to share the external sense resistor with similar devices.

2 Block diagram and pin configuration

Figure 1. Block diagram

Table 1. Pin functions

Name	Function
V_{CC}	Battery connection
OUT	Power output [1]
GND	Ground connection
IN	Voltage controlled input pin with hysteresis, CMOS compatible. It controls output switch state.
CS	Analog current sense pin, it delivers a current proportional to the load current.
CS_DIS	Active high CMOS compatible pin, to disable the current sense pin.

1. Pins 1 and 7 must be externally tied together.

Figure 2. Configuration diagram (top view) not in scale

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| OUT | GND | IN | Vcc | CS | CS_DIS | OUT |

Table 2. Suggested connections for unused and not connected pins

Connection / pin	CS	OUT	IN	CS_DIS
Floating	Not allowed	X	X	X
To ground	Through 1kΩ resistor	Through 22 kΩ resistor	Through 10 kΩ resistor	Through 10 kΩ resistor

3 Electrical specifications

Figure 3. Current and voltage conventions

3.1 Absolute maximum ratings

Stressing the device above the rating listed in *Table 3: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	DC supply voltage	41	V
$-V_{CC}$	Reverse DC supply voltage	16	V
I_{OUT}	DC output current	Internally limited	A
$-I_{OUT}$	Reverse DC output current	20	A
I_{IN}	DC input current	-1 to 10	mA
I_{CSD}	DC current sense disable input current	-1 to 10	mA
V_{CSENSE}	Current sense maximum voltage ($V_{CC} > 0$)	V_{CC} - 41	V
		$+V_{CC}$	V
E_{MAX}	Maximum switching energy (single pulse) (L = 2.2 mH; R_L = 0 Ω; V_{BAT} = 13.5 V; T_{jstart} = 150 °C; I_{OUT} = I_{limL}(*Typ.*))	645	mJ

Table 3. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
V_{ESD}	Electrostatic discharge (human body model: R = 1.5 kΩ; C = 100 pF) – IN – CS – CS_DIS – OUT – V_{CC}	 4000 2000 4000 5000 5000	 V V V V V
V_{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
T_j	Junction operating temperature	-40 to 150	°C
T_{stg}	Storage temperature	-55 to 150	°C

3.2   Thermal data

Table 4. Thermal data

Symbol	Parameter	Max. value	Unit
$R_{thj-case}$	Thermal resistance junction-case	0.55	°C/W
$R_{thj-amb}$	Thermal resistance junction-ambient	67.7	°C/W

3.3 Electrical characteristics

Values specified in this section are for 8 V < V_{CC} < 28 V; -40 °C < T_j < 150 °C, unless otherwise specified.

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{CC}	Operating supply voltage		4.5	13	28	V
V_{USD}	Undervoltage shutdown			3.5	4.5	V
$V_{USDhyst}$	Undervoltage shutdown hysteresis			0.5		V
R_{ON}	ON-state resistance	I_{OUT} = 6 A; T_j = 25 °C		10		mΩ
		I_{OUT} = 6 A; T_j = 150 °C			20	
		I_{OUT} = 6 A; V_{CC} = 5 V; T_j = 25 °C			13	
R_{ON-Rev}	R_{DSON} in reverse battery condition	V_{CC} = -13 V; I_{OUT} = -6 A; T_j = 25 °C		10		mΩ
V_{clamp}	Clamp voltage	I_{CC} = 20 mA; I_{OUT} = 0 A	41	46	52	V
I_S	Supply current	OFF-state: V_{CC} = 13 V; T_j = 25 °C; V_{IN} = V_{OUT} = V_{SENSE} = 0 V		2	5	µA
		ON-state: V_{CC} = 13 V; V_{IN} = 5 V; I_{OUT} = 0 A		1.5	3	mA
$I_{L(off)}$	OFF-state output current	V_{IN} = V_{OUT} = 0 V; V_{CC} = 13 V; T_j = 25 °C	0	0.01	3	µA
		V_{IN} = V_{OUT} = 0 V; V_{CC} = 13 V; T_j = 125 °C	0		5	

Table 6. Switching (V_{CC} = 13 V, T_j = 25 °C)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	R_L = 2.2 Ω (see *Figure 5*)	—	40	—	µs
$t_{d(off)}$	Turn-off delay time	R_L = 2.2 Ω (see *Figure 5*)	—	28	—	µs
$(dV_{OUT}/dt)_{on}$	Turn-on voltage slope	R_L = 2.2 Ω	—	(see *Figure 23*)	—	V/µs
$(dV_{OUT}/dt)_{off}$	Turn-off voltage slope	R_L = 2.2 Ω	—	(see *Figure 25*)	—	V/µs
W_{ON}	Switching energy losses at turn-on (t_{won})	R_L = 2.2 Ω (see *Figure 5*)	—	2	—	mJ
W_{OFF}	Switching energy losses at turn-off (t_{woff})	R_L = 2.2 Ω (see *Figure 5*)	—	0.6	—	mJ

Table 7. Logic inputs

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{IL}	Low-level input voltage				0.9	V
I_{IL}	Low-level input current	V_{IN} = 0.9 V	1			µA
V_{IH}	High-level input voltage		2.1			V
I_{IH}	High-level input current	V_{IN} = 2.1 V			10	µA
$V_{I(hyst)}$	Input hysteresis voltage		0.25			V
V_{ICL}	Input clamp voltage	I_{IN} = 1 mA	5.5		7	V
		I_{IN} = -1 mA		-0.7		
V_{CSDL}	Low-level CS_DIS voltage				0.9	V
I_{CSDL}	Low-level CS_DIS current	V_{CSD} = 0.9 V	1			µA
V_{CSDH}	High-level CS_DIS voltage		2.1			V
I_{CSDH}	High-level CS_DIS current	V_{CSD} = 2.1 V			10	µA
$V_{CSD(hyst)}$	CS_DIS hysteresis voltage		0.25			V
V_{CSCL}	CS_DIS clamp voltage	I_{CSD} = 1 mA	5.5		7	V
		I_{CSD} = -1 mA		-0.7		

.

Table 8. Protection and diagnostics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{limH}	Short-circuit current	V_{CC} = 13 V	60	85	120	A
		5 V < V_{CC} < 28 V			120	
I_{limL}	Short-circuit current during thermal cycling	V_{CC} = 13 V; T_R < T_j < T_{TSD}		21		A
T_{TSD}	Shutdown temperature		150	175	200	°C
T_R	Reset temperature		T_{RS} + 1	T_{RS} + 5		°C
T_{RS}	Thermal reset of status		135			°C
T_{HYST}	Thermal hysteresis (T_{TSD}-T_R)			7		°C
V_{DEMAG}	Turn-off output voltage clamp	I_{OUT} = 2 A; V_{IN} = 0; L = 6 mH	V_{CC} - 41	V_{CC} - 46	V_{CC} - 52	V
V_{ON}	Output voltage drop limitation	I_{OUT} = 0.5 A; T_j = -40 °C to 150 °C		25		mV

Note: *To ensure long term reliability under heavy overload or short-circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.*

Table 9. Current sense (8 V < V_{CC} < 18 V)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
K_0	I_{OUT}/I_{SENSE}	I_{OUT} = 0.25 A; V_{SENSE} = 0.5 V T_j = -40 °C to 150 °C T_j = 25 °C to 150 °C	3000 3000	7410 7410	12000 11600	
K_1	I_{OUT}/I_{SENSE}	I_{OUT} = 6 A; V_{SENSE} = 0.5 V T_j = -40 °C to 150 °C T_j = 25 °C to 150 °C	5350 5510	6740 6740	8500 7745	
dK_1/K_1[1]	Current sense ratio drift	I_{OUT} = 6 A; V_{SENSE} = 0.5 V; V_{CSD} = 0 V; T_j = -40 °C to 150 °C	-15		15	%
K_2	I_{OUT}/I_{SENSE}	I_{OUT} = 10 A; V_{SENSE} = 4 V; T_j = -40 °C to 150 °C T_j = 25 °C to 150 °C	5850 5800	6570 6570	7690 7195	
dK_2/K_2[1]	Current sense ratio drift	I_{OUT} = 10 A; V_{SENSE} = 4 V; V_{CSD} = 0 V; T_j = -40 °C to 150 °C	-11		11	%
K_3	I_{OUT}/I_{SENSE}	I_{OUT} = 25 A; V_{SENSE} = 4 V; T_j = -40 °C to 150 °C T_j = 25 °C to 150 °C	5915 5850	6420 6420	7000 6755	
dK_3/K_3[1]	Current sense ratio drift	I_{OUT} = 25 A; V_{SENSE} = 4 V; V_{CSD} = 0 V; T_j = -40 °C to 150 °C	-8		8	%
I_{SENSE0}	Analog sense leakage current	I_{OUT} = 0 A; V_{SENSE} = 0 V; V_{CSD} = 5 V; V_{IN} = 0 V; T_j = -40 °C to 150 °C	0		1	μA
		I_{OUT} = 0 A; V_{SENSE} = 0 V; V_{CSD} = 0 V; V_{IN}= 5 V; T_j = -40 °C to 150 °C	0		2	
		I_{OUT} = 2 A; V_{SENSE} = 0 V; V_{CSD} = 5 V; V_{IN} = 5 V; T_j = -40 °C to 150 °C			1	
I_{OL}	Open load ON-state current detection threshold	V_{IN} = 5 V, 8 V < V_{CC} < 18 V; I_{SENSE} = 5 μA	5		80	mA
V_{SENSE}	Max analog sense output voltage	I_{OUT} = 18 A; R_{SENSE} = 3.9 kΩ	5			V
V_{SENSEH}[2]	Analog sense output voltage in fault condition	V_{CC} = 13 V; R_{SENSE} = 3.9 kΩ		8		V
I_{SENSEH}[2]	Analog sense output current in fault condition	V_{CC} = 13 V; V_{SENSE} = 5 V		9		mA
$t_{DSENSE1H}$	Delay response time from falling edge of CS_DIS pin	V_{SENSE} < 4 V, 1.5 A < I_{OUT} < 25 A; I_{SENSE} = 90% of $I_{SENSE\ MAX}$ (see *Figure 4*)		50	100	μs

Table 9. Current sense (8 V < V$_{CC}$ < 18 V) (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
t$_{DSENSE1L}$	Delay response time from rising edge of CS_DIS pin	V$_{SENSE}$ < 4 V; 1.5 A < I$_{OUT}$ < 25 A; I$_{SENSE}$ = 10% of I$_{SENSE MAX}$ (see *Figure 4*)		5	20	µs
t$_{DSENSE2H}$	Delay response time from rising edge of IN pin	V$_{SENSE}$ < 4 V, 1.5 A < I$_{OUT}$ < 25 A; I$_{SENSE}$ = 90% of I$_{SENSE max}$ (see *Figure 4*)		270	600	µs
Δt$_{DSENSE2H}$	Delay response time between rising edge of output current and rising edge of current sense	V$_{SENSE}$ < 4V, I$_{SENSE}$ = 90% of I$_{SENSEMAX}$; I$_{OUT}$ = 90% of I$_{OUTMAX}$; I$_{OUTMAX}$ = 3 A (see *Figure 6*)			310	µs
t$_{DSENSE2L}$	Delay response time from falling edge of IN pin	V$_{SENSE}$ < 4 V; 1.5 A < I$_{OUT}$ < 25 A; I$_{SENSE}$ = 10% of I$_{SENSE max}$ (see fig *Figure 4*)		100	250	µs

1. Parameter guaranteed by design, it is not tested.

2. Fault condition includes: power limitation and overtemperature.

Figure 4. Current sense delay characteristics

Figure 5. Switching characteristics

Figure 6. Delay response time between rising edge of ouput current and rising edge of current sense (CS enabled)

Figure 7. Output voltage drop limitation


Figure 8. I_{OUT}/I_{SENSE} vs. I_{OUT}

A: Max, T_j = -40 °C to 150 °C   D: Min, T_j = 25 °C to 150 °C
B: Max, T_j = 25 °C to 150 °C   E: Min, T_j = -40 °C to 150 °C
C: Typical, T_j = -40 °C to 150 °C

Figure 9. Maximum current sense ratio drift vs. load current

A: Max, T_j = -40 °C to 150 °C   **B**: Min, T_j = -40 °C to 150 °C

GAPGPS03273

Parameter guaranteed by design (Figure 9); it is not tested.

Table 10. Truth table

Conditions	Input	Output	SENSE (V_{CSD} = 0 V)[1]
Normal operation	L H	L H	0 Nominal
Overtemperature	L H	L L	0 V_{SENSEH}
Undervoltage	L H	L L	0 0
Overload	H H	X (no power limitation) Cycling (power limitation)	Nominal V_{SENSEH}
Short-circuit to GND (power limitation)	L H	L L	0 V_{SENSEH}
Negative output voltage clamp	L	L	0

1. If the V_{CSD} is high, the SENSE output is at a high-impedance, its potential depends on leakage currents and external circuit.

Table 11. Electrical transient requirements (part 1)

ISO 7637-2: 2004(E) Test pulse	Test levels[1]		Number of pulses or test times	Burst cycle/pulse repetition time		Delays and impedance
	III	IV		Min.	Max.	
1	-75 V	-100 V	5000 pulses	0.5 s	5 s	2 ms, 10 Ω
2a	+37 V	+50 V	5000 pulses	0.2 s	5 s	50 µs, 2 Ω
3a	-100 V	-150 V	1 h	90 ms	100 ms	0.1µs, 50 Ω
3b	+75 V	+100 V	1 h	90 ms	100 ms	0.1µs, 50 Ω
4	-6 V	-7 V	1 pulse			100 ms, 0.01 Ω
5b[2]	+65 V	+87 V	1 pulse			400 ms, 2 Ω

1. The above test levels must be considered referred to V_{CC} = 13.5 V except for pulse 5b.

2. Valid in case of external load dump clamp: 40 V maximum referred to ground.

Table 12. Electrical transient requirements (part 2)

ISO 7637-2: 2004(E) Test pulse	Test level results	
	III	IV
1	C	C
2a	C	C
3a	C	C
3b	C	C
4	C	C
5b[1]	C	C

1. Valid in case of external load dump clamp: 40 V maximum referred to ground.

Table 13. Electrical transient requirements (part 3)

Class	Contents
C	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

3.4   Waveforms

Figure 10. Normal operation


Figure 11. Overload or short to GND

**Figure 12. Intermittent overload**

Figure 13. T_J evolution in overload or short to GND

3.5 Electrical characteristics curves

Figure 14. OFF-state output current


Figure 15. High-level input current

Figure 16. Input clamp voltage

Figure 17. Low-level input voltage

Figure 18. High-level input voltage


Figure 19. Input hysteresis voltage

Figure 20. ON-state resistance vs. T_case

Ron [mOhm]

Iout = 6A
Vcc = 13V

Tc [°C]

GAPGPS03285

Figure 21. ON-state resistance vs. V_CC

Ron [mOhm]

Tc = 150°C
Tc = 125°C

Tc = 25°C
Tc = 125°C

Vcc [V]

GAPGPS03286

Figure 22. Undervoltage shutdown

Vusd [V]

Tc [°C]

GAPGPS03281

Figure 23. Turn-on voltage slope

(dVout/dt)On [V/ms]

Vcc = 13V
Rl = 13Ω

Tc [°C]

GAPGPS03287

Figure 24. I_LIMH vs. T_case

Ilimh [A]

Vcc = 13V

Tc [°C]

GAPGPS03288

Figure 25. Turn-off voltage slope

(dVout/dt)Off [V/ms]

Vcc = 13V
Rl = 13Ω

Tc [°C]

GAPGPS03289

Figure 26. High-level CS_DIS voltage

Vcsdh [V]

GAPGPS03290

Figure 27. CS_DIS clamp voltage

Vcsdcl [V]

Iin = 1mA

GAPGPS03291

Figure 28. Low-level CS_DIS voltage

Vcsdl [V]

GAPGPS03292

3.6 Application information

Figure 29. Application schematic

GAPGPS03296

3.7 Load dump protection

D_{ld} is necessary (voltage transient suppressor) if the load dump peak voltage exceeds the V_{CC} max DC rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO 7637-2 2004 (E) table.

3.8 MCU I/Os protection

When negative transients are present on the V_{CC} line, the control pins are pulled negative to approximately -1.5 V. ST suggests to insert a resistor (R_{prot}) in line to prevent the microcontroller I/O pins from latching-up.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (input levels compatibility) with the latch-up limit of microcontroller I/Os.

Equation 1

$$-V_{CCpeak} / I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH}) / I_{IHmax}$$

Calculation example:

For V_{CCpeak} = - 1.5 V; $I_{latchup} \geq 20$ mA; $V_{OH\mu C} \geq 4.5$ V

$$75\ \Omega \leq R_{prot} \leq 240\ k\Omega$$

Recommended values: R_{prot} = 10 kΩ, C_{EXT} = 10 nF.

3.9 Current sense and diagnostic

The current sense pin performs a double function (see *Figure 30: Current sense and diagnostic*):

- **Current mirror of the load current in normal operation,** delivering a current proportional to the load current according to a known ratio **K_X**.
  The current I_{SENSE} can be easily converted to a voltage V_{SENSE} by means of an external resistor R_{SENSE}. Linearity between I_{OUT} and V_{SENSE} is ensured up to 5 V minimum (see parameter V_{SENSE} in *Table 9: Current sense (8 V < V_{CC} < 18 V)*). The current sense accuracy depends on the output current (refer to current sense electrical characteristics *Table 9: Current sense (8 V < V_{CC} < 18 V)*).

- **Diagnostic flag in fault conditions**, delivering a fixed voltage V_{SENSEH} up to a maximum current I_{SENSEH} in case of the following fault conditions (refer to *Table 10: Truth table*):

  – Power limitation activation
  – Overtemperature

A logic level high on the CS_DIS simultaneously sets all the current sense pins of the device in a high-impedance state, thus disabling the current monitoring and diagnostic detection. This feature allows multiplexing of the microcontroller analog inputs by sharing the sense resistance and ADC line among different devices.

Figure 30. Current sense and diagnostic

GAPGPS03297

3.10 Maximum demagnetization energy (V_{CC} = 13.5 V)

Figure 31. Maximum turn-off current versus inductance

A: T_{jstart} = 150 °C (single pulse)

B: T_{jstart} = 100 °C (repetitive pulse)

C: T_{jstart} = 125 °C (repetitive pulse)

1. Values are generated with R_L = 0 Ω.
   In case of repetitive pulses, T_{jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

4 Package and PC board thermal data

4.1 HPAK thermal data

Figure 32. PC board

1. Layout condition of Rth and Zth measurements (PCB FR4 area = 58 mm x 58 mm,
   PCB thickness =1.8 mm, Cu thickness = 70 µm, Copper areas: from minimum pad lay-out to 8 cm^2).

Figure 33. $R_{thj-amb}$ vs. PCB copper area in open box free air condition

**Figure 34. HPAK thermal impedance junction ambient single pulse**

Figure 35. Thermal fitting model of a single-channel HSD in HPAK

1. The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protection functions (power limitation or thermal cycling during thermal shutdown) are not triggered.

Equation 2: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where $\delta = t_P/T$

Table 14. Thermal parameter

| Area/island (cm^2)	Footprint	4	8
R1 (°C/W)	0.01		
R2 (°C/W)	0.15		
R3 (°C/W)	0.5		
R4 (°C/W)	8		
R5 (°C/W)	28	22	12
R6 (°C/W)	31	25	16
C1 (W.s/°C)	0.005		
C2 (W.s/°C)	0.05		
C3 (W.s/°C)	0.1		
C4 (W.s/°C)	0.4		
C5 (W.s/°C)	0.8	1.4	3
C6 (W.s/°C)	3	6	9

5 Package and packing information

5.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

5.2 HPAK mechanical data

Figure 36. HPAK package dimension

GAPG0306141531CFT

Table 15. HPAK mechanical data

Ref. dim	Data book mm		
	Min.	Nom.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.45		0.60
b4	5.20		5.40
c	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	5.00	5.20	5.40
e		0.85	
e1	1.60		1.80
e2	3.30		3.50
e3	5.00		5.20
H	9.35		10.10
L	1.00		1.50
(L1)	2.60	2.80	3.00
L2	0.60	0.80	1.00
L4	0.60		1.00
R		0.20	
V2	0°		8°

5.3   HPAK suggested land pattern

Figure 37. HPAK suggested pad layout

All dimensions are in mm.

Note: the land pattern proposed is not intended to overrule User's PCB design, manufacturing and soldering process rules.

GAPGPS03303

5.4 Packing information

The devices can be packed in tube or tape and reel shipments (see *Table 16: Device summary*).

**Figure 38. HPAK tube shipment (no suffix)**

Base q.ty	75
Bulk q.ty	3000
Tube length (± 0.5)	532
A	6
B	21.3
C (± 0.1)	0.6

All dimensions are in mm.

Figure 39. HPAK tape and reel (suffix "TR")

REEL DIMENSIONS

All dimensions are in mm.

Base q.ty	2500
Bulk q.ty	2500
A (max)	330
B (min)	1.5
C (± 0.2)	13
F	20.2
G (+ 2 / -0)	16.4
N (min)	60
T (max)	22.4

TAPE DIMENSIONS

According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb 1986

Tape width	W	16
Tape hole spacing	P0 (± 0.1)	4
Component spacing	P	8
Hole diameter	D (± 0.1/-0)	1.5
Hole diameter	D1 (min)	1.5
Hole position	F (± 0.05)	7.5
Compartment depth	K (max)	2.75
Hole spacing	P1 (± 0.1)	2

All dimensions are in mm.

6 Order codes

Table 16. Device summary

Package	Order codes	
	Tube	**Tape and reel**
6 pins HPAK	RVN5E010MH	RVN5E010MHTR

7 Revision history

Table 17. Document revision history

Date	Revision	Changes
25-Jul-2013	1	Initial release.
15-Sep-2014	2	Updated *Features on page 1*.

IMPORTANT NOTICE – PLEASE READ CAREFULLY