H8/3937 Series, H8/3937R Series

H8/3937	HD6433937, HD6473937
H8/3936	HD6433936
H8/3935	HD6433935
H8/3937R	HD6433937R, HD6473937R
H8/3936R	HD6433936R
H8/3935R	HD6433935R

Hardware Manual

HITACHI

ADE-602-218 Rev. 1.0 2/27/01 Hitachi Ltd.



Cautions

- Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's
 patent, copyright, trademark, or other intellectual property rights for information contained in
 this document. Hitachi bears no responsibility for problems that may arise with third party's
 rights, including intellectual property rights, in connection with use of the information
 contained in this document.
- Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Preface

The H8/300L Series of single-chip microcomputers has the high-speed H8/300L CPU at its core, with many necessary peripheral functions on-chip. The H8/300L CPU instruction set is compatible with the H8/300 CPU.

The H8/3937 Series and H8/3937R Series include, a FLEXTM decoder*, five kinds of timers, a 2channel serial communication interface, and an A/D converter, as on-chip peripheral functions necessary for system configuration. The configuration of these series makes them ideal for use as embedded microcomputers in pagers using the FLEXTM decoder system.

The H8/3937 Series supports non-roaming, while the H8/3937R Series supports roaming.

This manual describes the hardware of the H8/3937 Series and H8/3937R Series. For details on H8/3937 Series and 3937R Series instruction set, refer to the H8/300L Series Programming Manual.

Note: * FLEX is a trademark of Motorola Inc.

Contents

Secti	ion 1	Overview	1
1.1	Overvi	ew	1
1.2	.2 Internal Block Diagram		5
1.3	Pin Ar	rangement and Functions	6
	1.3.1	Pin Arrangement	6
	1.3.2	Pin Functions	7
Sect	ion 2	CPU	13
2.1	Overvi	ew	13
	2.1.1	Features	13
	2.1.2	Address Space	14
	2.1.3	Register Configuration	14
2.2	Regist	er Descriptions	15
	2.2.1	General Registers	15
	2.2.2	Control Registers	15
	2.2.3	Initial Register Values	16
2.3	Data F	ormats	17
	2.3.1	Data Formats in General Registers	18
	2.3.2	Memory Data Formats	19
2.4	Addres	ssing Modes	20
	2.4.1	Addressing Modes	20
	2.4.2	Effective Address Calculation	22
2.5	Instruc	tion Set	26
	2.5.1	Data Transfer Instructions	28
	2.5.2	Arithmetic Operations	30
	2.5.3	Logic Operations	31
	2.5.4	Shift Operations	31
	2.5.5	Bit Manipulations	33
	2.5.6	Branching Instructions	37
	2.5.7	System Control Instructions	39
	2.5.8	Block Data Transfer Instruction	40
2.6	Basic	Operational Timing	42
	2.6.1	Access to On-Chip Memory (RAM, ROM)	42
	2.6.2	Access to On-Chip Peripheral Modules	43
2.7	CPU S	tates	45
	2.7.1	Overview	45
	2.7.2	Program Execution State	46
	2.7.3	Program Halt State	46
	2.7.4	Exception-Handling State	46

2.8	Memory Map		47
2.9	Applica	pplication Notes	
	2.9.1	Notes on Data Access	50
	2.9.2	Notes on Bit Manipulation	52
	2.9.3	Notes on Use of the EEPMOV Instruction	58
Secti	ion 3	Exception Handling	59
3.1			
3.2	Reset		59
	3.2.1	Overview	59
	3.2.2	Reset Sequence	59
	3.2.3	Interrupt Immediately after Reset	60
3.3	Interruj	ots	61
	3.3.1	Overview	61
	3.3.2	Interrupt Control Registers	63
	3.3.3	External Interrupts	72
	3.3.4	Internal Interrupts	73
	3.3.5	Interrupt Operations	74
	3.3.6	Interrupt Response Time	79
3.4	Applica	ation Notes	80
	3.4.1	Notes on Stack Area Use	80
	3.4.2	Notes on Rewriting Port Mode Registers	81
	3.4.3	Notes on Interrupt Request Flag Clearing Methods	83
Secti	ion 4	Clock Pulse Generators	85
4.1	Overvie	2W	85
	4.1.1	Block Diagram	85
	4.1.2	System Clock and Subclock	85
4.2	System	Clock Generator	86
4.3	Subclo	ck Generator	89
4.4	Prescal	ers	91
4.5	Note or	n Oscillators	92
	4.5.1	Definition of Oscillation Settling Standby Time	92
	4.5.2	Notes on Use of Crystal Oscillator Element	
		(Excluding Ceramic Oscillator Element)	94
Secti	ion 5	Power-Down Modes	95
5.1	Overvie	2W	95
	5.1.1	System Control Registers	98
5.2	Sleep N	10de	103
	5.2.1	Transition to Sleep Mode	103
	5.2.2	Clearing Sleep Mode	103
	5.2.3	Clock Frequency in Sleep (Medium-Speed) Mode	104

5.3	Standb	y Mode	105
	5.3.1	Transition to Standby Mode	105
	5.3.2	Clearing Standby Mode	105
	5.3.3	Oscillator Settling Time after Standby Mode is Cleared	105
	5.3.4	Standby Mode Transition and Pin States	106
	5.3.5	Notes on External Input Signal Changes before/after Standby Mode	107
5.4	Watch	Mode	109
	5.4.1	Transition to Watch Mode	109
	5.4.2	Clearing Watch Mode	109
	5.4.3	Oscillator Settling Time after Watch Mode is Cleared	109
	5.4.4	Notes on External Input Signal Changes before/after Watch Mode	109
5.5	Subslee	ep Mode	110
	5.5.1	Transition to Subsleep Mode	110
	5.5.2	Clearing Subsleep Mode	110
5.6	Subacti	ve Mode	111
	5.6.1	Transition to Subactive Mode	111
	5.6.2	Clearing Subactive Mode	111
	5.6.3	Operating Frequency in Subactive Mode	111
5.7	Active	(Medium-Speed) Mode	112
	5.7.1	Transition to Active (Medium-Speed) Mode	112
	5.7.2	Clearing Active (Medium-Speed) Mode	112
	5.7.3	Operating Frequency in Active (Medium-Speed) Mode	112
5.8	Direct '	Fransfer	113
	5.8.1	Overview of Direct Transfer	113
	5.8.2	Direct Transition Times	114
	5.8.3	Notes on External Input Signal Changes before/after Direct Transition	116
5.9	Module	e Standby Mode	117
	5.9.1	Setting Module Standby Mode	117
	5.9.2	Clearing Module Standby Mode	117
Secti	on 6	ROM	119
6.1	Overvie	ew	119
	6.1.1	Block Diagram	119
6.2	PROM	Mode	120
	6.2.1	Setting to PROM Mode	120
	6.2.2	Socket Adapter Pin Arrangement and Memory Map	120
6.3	Program	nming	
	6.3.1	Writing and Verifying	123
	6.3.2	Programming Precautions	128
6.4	Reliabi	lity of Programmed Data	129
Secti	on 7	RAM	131
7.1	Overvie	ew	131

	7.1.1	Block Diagram	131
Secti	on 8	I/O Ports	133
8.1			
8.2			
	8.2.1	Overview	
	8.2.2	Register Configuration and Description	
	8.2.3	Pin Functions	
	8.2.4	Pin States	142
	8.2.5	MOS Input Pull-Up	142
8.3	Port 2 [Chip Internal I/O Port]	
	8.3.1	Overview	143
	8.3.2	Register Configuration and Description	143
	8.3.3	Function	
	8.3.4	States	147
8.4	Port 3.		148
	8.4.1	Overview	148
	8.4.2	Register Configuration and Description	148
	8.4.3	Pin Functions	151
	8.4.4	Pin States	153
	8.4.5	MOS Input Pull-Up	153
8.5	Port 4*		154
	8.5.1	Overview	154
	8.5.2	Register Configuration and Description	154
	8.5.3	Pin Functions	156
	8.5.4	Pin States	157
8.6	Port 5		158
	8.6.1	Overview	158
	8.6.2	Register Configuration and Description	158
	8.6.3	Pin Functions	160
	8.6.4	Pin States	161
	8.6.5	MOS Input Pull-Up	161
8.7	Port 6.		162
	8.7.1	Overview	162
	8.7.2	Register Configuration and Description	162
	8.7.3	Pin Functions	164
	8.7.4	Pin States	164
	8.7.5	MOS Input Pull-Up	164
8.8	Port 7		165
	8.8.1	Overview	165
	8.8.2	Register Configuration and Description	165
	8.8.3	Pin Functions	167
	8.8.4	Pin States	167

8.9	Port 8.		168
	8.9.1	Overview	168
	8.9.2	Register Configuration and Description	168
	8.9.3	Pin Functions	169
	8.9.4	Pin States	169
8.10	Port 9.		170
	8.10.1	Overview	170
	8.10.2	Register Configuration and Description	170
	8.10.3	Pin Functions	172
	8.10.4	Pin States	172
8.11	Port A		173
	8.11.1	Overview	173
	8.11.2	Register Configuration and Description	173
	8.11.4	Pin States	174
8.12	Port B		175
	8.12.1	Overview	175
	8.12.2	Register Configuration and Description	175
8.13	Input/C	Output Data Inversion Function	176
	8.13.1	Overview	176
	8.13.2	Register Configuration and Descriptions	176
	8.13.3	Note on Modification of Serial Port Control Register	178
8.14	Applica	ation Note	178
	8.14.1	The Management of the Un-Use Terminal	178
Sect			
Secti	on 9	Timers	179
9.1	on 9 Overvi	Timers	179 179
	on 9 Overvie Timer 2	Timers ew	179 179 180
9.1	on 9 Overvie Timer 2 9.2.1	Timers ew A Overview	179 179 180 180
9.1	on 9 Overvie Timer 2 9.2.1 9.2.2	Timers ew A Overview Register Descriptions	179 179 180 180 182
9.1	on 9 Overvie Timer 2 9.2.1 9.2.2 9.2.3	Timers ew A Overview Register Descriptions Timer Operation	179 179 180 180 182 182
9.1	on 9 Overvie Timer 2 9.2.1 9.2.2 9.2.3 9.2.4	Timersew	179 179 180 180 182 186 187
9.1 9.2	on 9 Overvie Timer 2 9.2.1 9.2.2 9.2.3 9.2.4 9.2.5	Timersew A Overview Register Descriptions Timer Operation Timer A Operation States Application Note	179 179 180 180 182 186 187 187
9.1	on 9 Overvia Timer 2 9.2.1 9.2.2 9.2.3 9.2.4 9.2.5 Timer 0	Timersew A A coverview Register Descriptions Timer Operation Timer A Operation States Application Note	179 179 180 180 182 186 187 187 188
9.1 9.2	on 9 Overvia Timer 2 9.2.1 9.2.2 9.2.3 9.2.4 9.2.5 Timer 0 9.3.1	Timersew	179 179 180 180 182 186 187 187 188 188
9.1 9.2	on 9 Overvie 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Timersew	179 179 180 180 182 186 187 187 187 188 188 190
9.1 9.2	on 9 Overvia 9.2.1 9.2.2 9.2.3 9.2.4 9.2.5 Timer 0 9.3.1 9.3.2 9.3.3	Timersew	179 179 180 182 186 187 187 188 188 190 193
9.19.29.3	on 9 Overvia Timer 2 9.2.1 9.2.2 9.2.3 9.2.4 9.2.5 Timer 0 9.3.1 9.3.2 9.3.3 9.3.4	Timersew	179 179 180 182 186 187 187 188 188 190 193 195
9.1 9.2	on 9 Overvia Timer 2 9.2.1 9.2.2 9.2.3 9.2.4 9.2.5 Timer 0 9.3.1 9.3.2 9.3.3 9.3.4 Timer 1	Timersew	179 179 180 182 186 187 187 188 188 190 193 195 196
9.19.29.3	on 9 Overvie 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Timersew	179 179 180 182 186 187 187 188 188 190 193 195 196 196
9.19.29.3	on 9 Overvia 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Timersew	179 179 180 182 186 187 187 188 188 190 193 195 196 196 199
9.19.29.3	on 9 Overvia Timer 2 9.2.1 9.2.2 9.2.3 9.2.4 9.2.5 Timer 0 9.3.1 9.3.2 9.3.3 9.3.4 Timer 1 9.4.1 9.4.2 9.4.3	Timersew	179 179 180 182 186 187 187 188 188 190 193 195 196 196 199 206
9.19.29.3	on 9 Overvia 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Timersew	179 179 180 182 186 187 187 188 188 190 193 195 196 196 199 206 209

9.5	Timer (J	215
	9.5.1	Overview	215
	9.5.2	Register Descriptions	217
	9.5.3	Noise Canceler	221
	9.5.4	Operation	223
	9.5.5	Application Notes	227
	9.5.6	Timer G Application Example	232
9.6	Watch	log Timer	233
	9.6.1	Overview	233
	9.6.2	Register Descriptions	234
	9.6.3	Timer Operation	238
	9.6.4	Watchdog Timer Operation States	239
Secti	on 10	Serial Communication Interface	241
10.1	Overvie	ew	
10.2		Chip Internal Function]	
		Overview	
		Register Descriptions	
		Operation	
		•	
		Application Note	
10.3	SCI3		254
	10.3.1	Overview	254
	10.3.2	Register Descriptions	258
	10.3.3	Operation	280
	10.3.4	Interrupts	308
	10.3.5	Application Notes	309
а <i>и</i>	11		~ ~ ~
		A/D Converter	
11.1		ew	
		Features	
		Block Diagram	
		Pin Configuration	
		Register Configuration	
11.2		L	318
		A/D Result Registers (ADRRH, ADRRL)	
		A/D Mode Register (AMR)	
		A/D Start Register (ADSR)	
		Clock Stop Register 1 (CKSTPR1)	
11.3		on	
		A/D Conversion Operation	
	11.3.2		
	11.3.3	A/D Converter Operation Modes	323

12.4.1Block Information Word Packet35912.4.2Address Packet36012.4.3Vector Packet36112.4.4Message Packet36612.4.5Roaming Status Packet36612.4.6Receiver Shutdown Packet36912.4.7Status Packet37012.4.8Part ID Packet372	11.4	Interrup	ots	323
Section 12 FLEX TM Roaming Decoder II 329 12.1 Overview 329 12.1.1 Features 329 12.1.2 System Block Diagram 330 12.1.3 Functional Block Diagram 332 12.2 SPI Packets 333 12.2.1 12.2 SPI Packets 333 12.2.1 12.2.2 Packet Communication Initiated by the Host 333 12.2.1 Packet Communication Initiated by the FLEX decoder 334 12.2.2 Packet Communication Initiated by the FLEX decoder 334 12.2.4 Decoder-to-Host Packet Map 338 12.3.4 Host-to-Decoder Packet Descriptions 338 12.3.1 Checksum Packet 341 12.3.3 Control Packet 344 12.3.4 Configuration Packet 344 12.3.5 Operator Messaging Address Enable Packet 347 12.3.6 Roaming Control Packet 347 12.3.7 Timing Control Packet 351 12.3.9 Receiver Control Configuration Packets 355 12.3.10 Frame Assignment Packets 355 <	11.5	Typical	Use	323
12.1 Overview 329 12.1.1 Features 329 12.1.2 System Block Diagram 330 12.1.3 Functional Block Diagram 332 12.2 SPI Packets 333 332 12.2.1 Packet Communication Initiated by the Host 333 12.2.2 Packet Communication Initiated by the FLEX decoder 334 12.2.3 Host-to-Decoder Packet Map 336 12.2.4 Decoder-to-Host Packet Map 336 12.3.1 Checksum Packet 338 12.3.2 Configuration Packet 338 12.3.1 Checksum Packet 338 12.3.2 Configuration Packet 341 12.3.3 Control Packet 344 12.3.4 All Frame Mode Packet 347 12.3.5 Operator Messaging Address Enable Packet 347 12.3.6 Roaming Control Packet 350 12.3.7 Timing Control Packet 351 12.3.8 Receiver Line Control Packet 351 12.3.9 Receiver Control Configuration Packets 355 12.3.10 Fra	11.6	Applica	tion Notes	327
12.1 Overview 329 12.1.1 Features 329 12.1.2 System Block Diagram 330 12.1.3 Functional Block Diagram 332 12.2 SPI Packets 333 332 12.2.1 Packet Communication Initiated by the Host 333 12.2.2 Packet Communication Initiated by the FLEX decoder 334 12.2.3 Host-to-Decoder Packet Map 336 12.2.4 Decoder-to-Host Packet Map 336 12.3.1 Checksum Packet 338 12.3.2 Configuration Packet 338 12.3.1 Checksum Packet 338 12.3.2 Configuration Packet 341 12.3.3 Control Packet 344 12.3.4 All Frame Mode Packet 347 12.3.5 Operator Messaging Address Enable Packet 347 12.3.6 Roaming Control Packet 350 12.3.7 Timing Control Packet 351 12.3.8 Receiver Line Control Packet 351 12.3.9 Receiver Control Configuration Packets 355 12.3.10 Fra	~ .			
12.1.1 Features 329 12.1.2 System Block Diagram 330 12.1.3 Functional Block Diagram 332 12.2 SPI Packets 333 12.2.1 Packet Communication Initiated by the Host 333 12.2.2 Packet Communication Initiated by the FLEX decoder 334 12.2.3 Host-to-Decoder Packet Map 336 12.2.4 Decoder-to-Host Packet Map 338 12.3.1 Checksum Packet 338 12.3.2 Configuration Packet 344 12.3.3 Control Packet 344 12.3.4 All Frame Mode Packet 344 12.3.5 Operator Messaging Address Enable Packet 347 12.3.6 Roaming Control Packet 347 12.3.7 Timing Control Packet 351 12.3.9 Receiver Control Configuration Packets 351 12.3.10 Frame Assignment Packets 355 12.3.10 Frame Assignment Packets 356 12.3.10 User Address Asignment Packets 356 12.3.10 User Address Asignment Packets 357 12			-	
12.1.2 System Block Diagram 330 12.1.3 Functional Block Diagram 332 12.2 SPI Packets 333 12.2.1 Packet Communication Initiated by the Host 333 12.2.2 Packet Communication Initiated by the FLEX decoder 334 12.2.3 Host-to-Decoder Packet Map 336 12.2.4 Decoder-to-Host Packet Map 338 12.3.1 Checksum Packet 338 12.3.2 Configuration Packet 338 12.3.3 Control Packet 338 12.3.4 All Frame Mode Packet 344 12.3.5 Operator Messaging Address Enable Packet 347 12.3.6 Roaming Control Packet 350 12.3.7 Timing Control Packet 351 12.3.8 Receiver Control Configuration Packets 351 12.3.9 Receiver Control Configuration Packets 355 12.3.10 Frame Assignment Packets 356 12.3.10 Frame Assignment Packets 355 12.3.10 Frame Assignment Packets 356 12.3.10 Frame Assignment Packets 357	12.1			
12.1.3 Functional Block Diagram 332 12.2 SPI Packets 333 12.2.1 Packet Communication Initiated by the Host 333 12.2.2 Packet Communication Initiated by the FLEX decoder 334 12.2.3 Host-to-Decoder Packet Map. 336 12.2.4 Decoder-to-Host Packet Map. 338 12.3.1 Checksum Packet 338 12.3.2 Configuration Packet 341 12.3.3 Control Packet 344 12.3.4 All Frame Mode Packet 344 12.3.5 Operator Messaging Address Enable Packet 347 12.3.6 Roaming Control Packet 347 12.3.7 Timing Control Packet 350 12.3.8 Receiver Line Control Packet 351 12.3.9 Receiver Control Configuration Packets 355 12.3.10 Frame Assignment Packets 355 12.3.11 User Address Paable Packet 356 12.3.12 User Address Assignment Packets 357 12.4.4 Message Packet 366 12.4.5 Nector Packet 366 1				
12.2 SPI Packets 333 12.2.1 Packet Communication Initiated by the Host 333 12.2.2 Packet Communication Initiated by the FLEX decoder 334 12.2.3 Host-to-Decoder Packet Map 336 12.2.4 Decoder-to-Host Packet Map 338 12.3.1 Checksum Packet 338 12.3.2 Configuration Packet 338 12.3.3 Control Packet 341 12.3.3 Control Packet 344 12.3.4 All Frame Mode Packet 344 12.3.5 Operator Messaging Address Enable Packet 347 12.3.6 Roaming Control Packet 347 12.3.7 Timing Control Packet 351 12.3.8 Receiver Line Control Packet 351 12.3.9 Receiver Control Configuration Packets 351 12.3.10 Frame Assignment Packets 355 12.3.11 User Address Enable Packet 356 12.4.1 Block Information Word Packet 359 12.4.2 Address Packet 360 12.4.3 Vector Packet 360 12.4.4 Message Packet 366 12.4.5 Roaming Status Packet 366 12.4.6 Receiver Shutdown Packet 370 12.4.7 Status Packet 370			• •	
12.2.1 Packet Communication Initiated by the Host 333 12.2.2 Packet Communication Initiated by the FLEX decoder 334 12.2.3 Host-to-Decoder Packet Map 336 12.2.4 Decoder-to-Host Packet Map 338 12.3.1 Host-to-Decoder Packet Map 338 12.3.1 Checksum Packet 338 12.3.2 Configuration Packet 338 12.3.3 Control Packet 344 12.3.4 All Frame Mode Packet 344 12.3.5 Operator Messaging Address Enable Packet 347 12.3.6 Roaming Control Packet 347 12.3.7 Timing Control Packet 351 12.3.9 Receiver Control Packet 351 12.3.9 Receiver Control Packet 355 12.3.10 Frame Assignment Packets 355 12.3.11 User Address Enable Packet 356 12.4.1 Block Information Word Packet 359 12.4.2 Address Packet 360 12.4.3 Vector Packet 360 12.4.4 Message Packet 366 12.4				
12.2.2 Packet Communication Initiated by the FLEX decoder 334 12.2.3 Host-to-Decoder Packet Map 336 12.2.4 Decoder-to-Host Packet Map 338 12.3 Host-to-Decoder Packet Descriptions 338 12.3.1 Checksum Packet 338 12.3.2 Configuration Packet 338 12.3.3 Control Packet 334 12.3.4 All Frame Mode Packet 344 12.3.5 Operator Messaging Address Enable Packet 347 12.3.6 Roaming Control Packet 347 12.3.7 Timing Control Packet 350 12.3.8 Receiver Line Control Packet 351 12.3.9 Receiver Control Configuration Packets 351 12.3.10 Frame Assignment Packets 355 12.3.11 User Address Enable Packet 356 12.3.12 User Address Sugnment Packets 357 12.4 Block Information Word Packet 359 12.4.1 Block Information Word Packet 359 12.4.2 Address Packet 366 12.4.3 Vector Packet 359 <	12.2 \$			
12.2.3 Host-to-Decoder Packet Map			•	
12.2.4 Decoder-to-Host Packet Map			-	
12.3 Host-to-Decoder Packet Descriptions 338 12.3.1 Checksum Packet 338 12.3.2 Configuration Packet 341 12.3.3 Control Packet 344 12.3.4 All Frame Mode Packet 345 12.3.5 Operator Messaging Address Enable Packet 347 12.3.6 Roaming Control Packet 347 12.3.7 Timing Control Packet 350 12.3.8 Receiver Cintrol Configuration Packets 351 12.3.9 Receiver Control Configuration Packets 355 12.3.10 Frame Assignment Packets 355 12.3.10 Frame Assignment Packets 355 12.3.11 User Address Enable Packet 356 12.3.12 User Address Assignment Packets 357 12.4 Decoder-to-Host Packet Descriptions 358 12.4.1 Block Information Word Packet 360 12.4.2 Address Packet 366 12.4.3 Vector Packet 366 12.4.4 Message Packet 366 12.4.5 Roaming Status Packet 370			•	
12.3.1 Checksum Packet 338 12.3.2 Configuration Packet 341 12.3.3 Control Packet 344 12.3.4 All Frame Mode Packet 345 12.3.5 Operator Messaging Address Enable Packet 347 12.3.6 Roaming Control Packet 347 12.3.7 Timing Control Packet 350 12.3.8 Receiver Line Control Packet 351 12.3.9 Receiver Control Configuration Packets 351 12.3.10 Frame Assignment Packets 355 12.3.11 User Address Enable Packet 356 12.3.12 User Address Assignment Packets 357 12.4 Decoder-to-Host Packet Descriptions 358 12.4.1 Block Information Word Packet 360 12.4.2 Address Packet 360 12.4.3 Vector Packet 366 12.4.4 Message Packet 366 12.4.5 Roaming Status Packet 366 12.4.4 Message Packet 366 12.4.5 Roaming Status Packet 370 12.4.6 Receiver Sh		12.2.4	Decoder-to-Host Packet Map	338
12.3.2 Configuration Packet. 341 12.3.3 Control Packet. 344 12.3.4 All Frame Mode Packet 345 12.3.5 Operator Messaging Address Enable Packet 347 12.3.6 Roaming Control Packet 347 12.3.7 Timing Control Packet 350 12.3.8 Receiver Line Control Packet 351 12.3.9 Receiver Control Configuration Packets 351 12.3.10 Frame Assignment Packets 355 12.3.11 User Address Enable Packet 356 12.3.12 User Address Assignment Packets 357 12.4 Decoder-to-Host Packet Descriptions 358 12.4.1 Block Information Word Packet 360 12.4.2 Address Packet 366 12.4.3 Vector Packet 366 12.4.4 Message Packet 366 12.4.5 Roaming Status Packet 366 12.4.4 Message Packet 366 12.4.5 Roaming Status Packet 366 12.4.6 Receiver Shutdown Packet 370 12.4.8	12.3		•	
12.3.3 Control Packet. 344 12.3.4 All Frame Mode Packet 345 12.3.5 Operator Messaging Address Enable Packet 347 12.3.6 Roaming Control Packet 347 12.3.7 Timing Control Packet 350 12.3.8 Receiver Line Control Packet 351 12.3.9 Receiver Control Configuration Packets 351 12.3.10 Frame Assignment Packets 355 12.3.11 User Address Enable Packet 356 12.3.12 User Address Assignment Packets 357 12.4 Decoder-to-Host Packet Descriptions 358 12.4.1 Block Information Word Packet 359 12.4.2 Address Packet 366 12.4.3 Vector Packet 366 12.4.4 Message Packet 366 12.4.5 Roaming Status Packet 366 12.4.6 Receiver Shutdown Packet 369 12.4.7 Status Packet 370 12.4.8 Part ID Packet 372 12.5 Application Notes 374 12.5.1 Receiver Contr		12.3.1	Checksum Packet	338
12.3.4All Frame Mode Packet34512.3.5Operator Messaging Address Enable Packet34712.3.6Roaming Control Packet34712.3.7Timing Control Packet35012.3.8Receiver Line Control Packet35112.3.9Receiver Control Configuration Packets35512.3.10Frame Assignment Packets35612.3.11User Address Enable Packet35612.3.12User Address Assignment Packets35712.4Decoder-to-Host Packet Descriptions35812.4.1Block Information Word Packet36012.4.2Address Packet36612.4.3Vector Packet36612.4.4Message Packet36612.4.5Roaming Status Packet36612.4.6Receiver Shutdown Packet37012.4.8Part ID Packet37212.5Application Notes37412.5.1Receiver Control37412.5.2Message Building37712.5.3Building a Fragmented Message379		12.3.2	Configuration Packet	341
12.3.5Operator Messaging Address Enable Packet34712.3.6Roaming Control Packet34712.3.7Timing Control Packet35012.3.8Receiver Line Control Packet35112.3.9Receiver Control Configuration Packets35112.3.10Frame Assignment Packets35512.3.11User Address Enable Packet35612.3.12User Address Assignment Packets35712.4Decoder-to-Host Packet Descriptions35812.4.1Block Information Word Packet36012.4.2Address Packet36612.4.3Vector Packet36612.4.4Message Packet36612.4.5Roaming Status Packet36612.4.6Receiver Shutdown Packet36912.4.7Status Packet37012.4.8Part ID Packet37412.5.1Receiver Control37412.5.2Message Building37712.5.3Building a Fragmented Message379		12.3.3	Control Packet	344
12.3.6Roaming Control Packet34712.3.7Timing Control Packet35012.3.8Receiver Line Control Packet35112.3.9Receiver Control Configuration Packets35112.3.10Frame Assignment Packets35512.3.11User Address Enable Packet35612.3.12User Address Assignment Packets35712.4Decoder-to-Host Packet Descriptions35812.4.1Block Information Word Packet36012.4.2Address Packet36612.4.3Vector Packet36612.4.4Message Packet36612.4.5Roaming Status Packet36612.4.6Receiver Shutdown Packet36912.4.7Status Packet37012.4.8Part ID Packet37412.5.1Receiver Control37412.5.2Message Building37712.5.3Building a Fragmented Message379		12.3.4	All Frame Mode Packet	345
12.3.7Timing Control Packet35012.3.8Receiver Line Control Packet35112.3.9Receiver Control Configuration Packets35112.3.10Frame Assignment Packets35512.3.11User Address Enable Packet35612.3.12User Address Assignment Packets35712.4Decoder-to-Host Packet Descriptions35812.4.1Block Information Word Packet35912.4.2Address Packet36012.4.3Vector Packet36612.4.4Message Packet36612.4.5Roaming Status Packet36612.4.6Receiver Shutdown Packet36912.4.7Status Packet37012.4.8Part ID Packet37212.5Application Notes37412.5.1Receiver Control37412.5.2Message Building37712.5.3Building a Fragmented Message379		12.3.5	Operator Messaging Address Enable Packet	347
12.3.8Receiver Line Control Packet35112.3.9Receiver Control Configuration Packets35112.3.10Frame Assignment Packets35512.3.11User Address Enable Packet35612.3.12User Address Assignment Packets35712.4Decoder-to-Host Packet Descriptions35812.4.1Block Information Word Packet35912.4.2Address Packet36012.4.3Vector Packet36112.4.4Message Packet36612.4.5Roaming Status Packet36612.4.6Receiver Shutdown Packet36912.4.7Status Packet37012.4.8Part ID Packet37212.5Application Notes37412.5.1Receiver Control37412.5.2Message Building37712.5.3Building a Fragmented Message379		12.3.6	Roaming Control Packet	347
12.3.9Receiver Control Configuration Packets.35112.3.10Frame Assignment Packets35512.3.11User Address Enable Packet35612.3.12User Address Assignment Packets35712.4Decoder-to-Host Packet Descriptions35812.4.1Block Information Word Packet35912.4.2Address Packet36012.4.3Vector Packet36112.4.4Message Packet36612.4.5Roaming Status Packet36612.4.6Receiver Shutdown Packet36912.4.7Status Packet37012.4.8Part ID Packet37212.5Application Notes37412.5.1Receiver Control37412.5.2Message Building37712.5.3Building a Fragmented Message379		12.3.7	Timing Control Packet	350
12.3.10 Frame Assignment Packets35512.3.11 User Address Enable Packet35612.3.12 User Address Assignment Packets35712.4 Decoder-to-Host Packet Descriptions35812.4.1 Block Information Word Packet35912.4.2 Address Packet36012.4.3 Vector Packet36112.4.4 Message Packet36612.4.5 Roaming Status Packet36612.4.6 Receiver Shutdown Packet36912.4.7 Status Packet37012.4.8 Part ID Packet37212.5 Application Notes37412.5.1 Receiver Control37412.5.2 Message Building37712.5.3 Building a Fragmented Message379		12.3.8	Receiver Line Control Packet	351
12.3.11 User Address Enable Packet35612.3.12 User Address Assignment Packets35712.4 Decoder-to-Host Packet Descriptions35812.4.1 Block Information Word Packet35912.4.2 Address Packet36012.4.3 Vector Packet36112.4.4 Message Packet36612.4.5 Roaming Status Packet36612.4.6 Receiver Shutdown Packet36912.4.7 Status Packet36912.4.8 Part ID Packet37212.5 Application Notes37412.5.1 Receiver Control37412.5.2 Message Building37712.5.3 Building a Fragmented Message379		12.3.9	Receiver Control Configuration Packets	351
12.3.12 User Address Assignment Packets35712.4 Decoder-to-Host Packet Descriptions35812.4.1 Block Information Word Packet35912.4.2 Address Packet36012.4.3 Vector Packet36112.4.4 Message Packet36612.4.5 Roaming Status Packet36612.4.6 Receiver Shutdown Packet36912.4.7 Status Packet37012.4.8 Part ID Packet37212.5 Application Notes37412.5.1 Receiver Control37412.5.2 Message Building37712.5.3 Building a Fragmented Message379		12.3.10	Frame Assignment Packets	355
12.4Decoder-to-Host Packet Descriptions35812.4.1Block Information Word Packet35912.4.2Address Packet36012.4.3Vector Packet36112.4.4Message Packet36612.4.5Roaming Status Packet36612.4.6Receiver Shutdown Packet36912.4.7Status Packet37012.4.8Part ID Packet37212.5Application Notes37412.5.1Receiver Control37412.5.2Message Building37712.5.3Building a Fragmented Message379		12.3.11	User Address Enable Packet	356
12.4.1 Block Information Word Packet 359 12.4.2 Address Packet 360 12.4.3 Vector Packet 361 12.4.4 Message Packet 366 12.4.5 Roaming Status Packet 366 12.4.6 Receiver Shutdown Packet 369 12.4.7 Status Packet 370 12.4.8 Part ID Packet 372 12.5 Application Notes 374 12.5.1 Receiver Control 374 12.5.2 Message Building 377 12.5.3 Building a Fragmented Message 379		12.3.12	User Address Assignment Packets	357
12.4.2 Address Packet 360 12.4.3 Vector Packet 361 12.4.4 Message Packet 366 12.4.5 Roaming Status Packet 366 12.4.6 Receiver Shutdown Packet 369 12.4.7 Status Packet 370 12.4.8 Part ID Packet 372 12.5 Application Notes 374 12.5.1 Receiver Control 374 12.5.2 Message Building 377 12.5.3 Building a Fragmented Message 379	12.4	Decode	r-to-Host Packet Descriptions	358
12.4.3 Vector Packet 361 12.4.4 Message Packet 366 12.4.5 Roaming Status Packet 366 12.4.6 Receiver Shutdown Packet 369 12.4.7 Status Packet 370 12.4.8 Part ID Packet 372 12.5 Application Notes 374 12.5.1 Receiver Control 374 12.5.2 Message Building 377 12.5.3 Building a Fragmented Message 379		12.4.1	Block Information Word Packet	359
12.4.4Message Packet36612.4.5Roaming Status Packet36612.4.6Receiver Shutdown Packet36912.4.7Status Packet37012.4.8Part ID Packet37212.5Application Notes37412.5.1Receiver Control37412.5.2Message Building37712.5.3Building a Fragmented Message379		12.4.2	Address Packet	360
12.4.5Roaming Status Packet36612.4.6Receiver Shutdown Packet36912.4.7Status Packet37012.4.8Part ID Packet37212.5Application Notes37412.5.1Receiver Control37412.5.2Message Building37712.5.3Building a Fragmented Message379		12.4.3	Vector Packet	361
12.4.6 Receiver Shutdown Packet 369 12.4.7 Status Packet 370 12.4.8 Part ID Packet 372 12.5 Application Notes 374 12.5.1 Receiver Control 374 12.5.2 Message Building 377 12.5.3 Building a Fragmented Message 379		12.4.4	Message Packet	366
12.4.7 Status Packet 370 12.4.8 Part ID Packet 372 12.5 Application Notes 374 12.5.1 Receiver Control 374 12.5.2 Message Building 377 12.5.3 Building a Fragmented Message 379		12.4.5	Roaming Status Packet	366
12.4.8Part ID Packet37212.5Application Notes37412.5.1Receiver Control37412.5.2Message Building37712.5.3Building a Fragmented Message379		12.4.6	Receiver Shutdown Packet	369
12.5Application Notes		12.4.7	Status Packet	370
12.5.1Receiver Control37412.5.2Message Building37712.5.3Building a Fragmented Message379		12.4.8	Part ID Packet	372
12.5.1Receiver Control37412.5.2Message Building37712.5.3Building a Fragmented Message379	12.5	Applica	tion Notes	374
12.5.3 Building a Fragmented Message 379				
12.5.3 Building a Fragmented Message 379		12.5.2	Message Building	377
12.5.5 Using the Receiver Shutdown Packet				
•	12.6		•	

	12.6.1	SPI Timing	387
	12.6.2	Start-up Timing	389
	12.6.3	Reset Timing	390
Secti	on 13	Electrical Characteristics	391
13.1	Absolu	te Maximum Ratings	391
13.2	Electric	al Characteristics	392
	13.2.1	Power Supply Voltage and Operating Range	392
		DC Characteristics	
	13.2.3	AC Characteristics	398
	13.2.4	A/D Converter Characteristics	401
13.3		on Timing	
13.4	-	Load Circuit	
13.5	-	tor Equivalent Circuit	
13.6		Note	
	U		
Appe	endix A	CPU Instruction Set	407
A.1		ions	
A.2	Operati	on Code Map	415
A.3	Numbe	r of Execution States	417
Appe	endix B	Internal I/O Registers	423
B.1	Addres	ses	423
B.2	Functio	ns	426
Appe	endix C	L/O Port Block Diagrams	478
C.1	Block I	Diagrams of Port 1	478
C.2	Block I	Diagrams of Port 2 [Chip Internal I/O Port]	482
C.3	Block I	Diagrams of Port 3	486
C.4	Block I	Diagrams of Port 4	493
C.5	Block I	Diagram of Port 5	497
C.6	Block I	Diagram of Port 6	498
C.7	Block I	Diagram of Port 7	499
C.8	Block I	Diagrams of Port 8	500
C.9	Block I	Diagram of Port 9	501
		Diagram of Port A	502
C.11	Block I	Diagram of Port B	503
Appe	endix E	• Port States in the Different Processing States	504
		-	
Appe	endix E	List of Product Codes	505
Appe	endix F	Package Dimensions	506
viii			

Section 1 Overview

1.1 Overview

The H8/300L Series is a series of single-chip microcomputers (MCU: microcomputer unit), built around the high-speed H8/300L CPU and equipped with peripheral system functions on-chip.

The H8/3937 and H8/3937R Series are H8/300L Series microcomputers with an on-chip FLEXTM decoder. With on-chip peripheral functions including a FLEXTM decoder, five kinds of timers, a 2-channel serial communication interface, and an A/D converter, the configuration of these series makes them ideal for use as embedded microcomputers in pagers using the FLEXTM system, which require low power consumption. Models in the H8/3937 Series and H8/3937R Series are the H8/3935 and H8/3935R, with on-chip 40-kbyte ROM and 2-kbyte RAM, the H8/3937 and H8/3937R, with on-chip 60-kbyte ROM and 2-kbyte RAM.

The H8/3937 and H8/3937R Series are also available in a ZTAT^{TM*} version with on-chip PROM which can be programmed as required by the user.

The H8/3937 Series supports non-roaming, while the H8/3937R Series supports roaming.

Table 1-1 summarizes the features of the H8/3937 Series and H8/3937R Series.

Note: * ZTAT (Zero Turn Around Time) is a trademark of Hitachi, Ltd.

Table 1-1 Features

Item	Description
CPU	High-speed H8/300L CPU
	General-register architecture
	General registers: Sixteen 8-bit registers (can be used as eight 16-bit registers)
	Operating speed
	— Max. operating speed: 5 MHz
	 — Add/subtract: 0.4 μs (operating at 5 MHz)
	 — Multiply/divide: 2.8 μs (operating at 5 MHz)
	 — Can run on 76.8 kHz or 160 kHz subclock
	 Instruction set compatible with H8/300 CPU
	 Instruction length of 2 bytes or 4 bytes
	 Basic arithmetic operations between registers
	 MOV instruction for data transfer between memory and registers
	Typical instructions
	— Multiply (8 bits \times 8 bits)
	— Divide (16 bits ÷ 8 bits)
	— Bit accumulator
	Register-indirect designation of bit position
Interrupts	36 interrupt sources
	 12 external interrupt sources (IRQ4 to IRQ1, WKP7 to WKP0)
	23 internal interrupt sources
	1 internal IRQ0 interrupt source (IRQ0)
Clock pulse	Two on-chip clock pulse generators
generators	System clock pulse generator: 2 to 10 MHz
	 Subclock pulse generator: 160 kHz, 76.8 kHz
Power-down	Seven power-down modes
modes	Sleep (high-speed) mode
	Sleep (medium-speed) mode
	Standby mode
	Watch mode
	Subsleep mode
	Subactive mode
	Active (medium-speed) mode

Item	Description
Memory	Large on-chip memory
	• H8/3935, H8/3935R: 40-kbyte ROM, 2-kbyte RAM
	• H8/3936, H8/3936R: 48-kbyte ROM, 2-kbyte RAM
	• H8/3937, H8/3937R: 60-kbyte ROM, 2-kbyte RAM
I/O ports	67 pins
	• 59 I/O pins
	8 input pins
	• 5 internal I/O
	1 internal input
Timers	Five on-chip timers
	Timer A: 8-bit timer
	Count-up timer with selection of eight internal clock signals divided from the
	system clock (Ø)* and four clock signals divided from the watch clock (Øw)*
	• Timer C: 8-bit timer
	 Count-up/down timer with selection of seven internal clock signals or event input from external pin
	— Auto-reloading
	Timer F: 16-bit timer
	 Can be used as two independent 8-bit timers
	 Count-up timer with selection of four internal clock signals or event input from external pin
	 Provision for toggle output by means of compare-match function
	Timer G: 8-bit timer
	 Count-up timer with selection of four internal clock signals
	 Incorporates input capture function (built-in noise canceler)
	Watchdog timer
	 Reset signal generated by overflow of 8-bit counter
Serial	Two serial communication interface channels on chip
communication interface	Internal serial communication interface function
Interface	SCI1: Synchronous serial interface
	8-bit or 16-bit transfer data can be selected
	Used for interface to on-chip FLEX™ decoder
	SCI31: 8-bit synchronous/asynchronous serial interface
	Incorporates multiprocessor communication function
	SCI32: 8-bit synchronous/asynchronous serial interface
	Incorporates multiprocessor communication function

Item	Description
A/D converter	Successive approximations using a resistance ladder
	8-channel analog input pins
	Conversion time: 31/ø or 62/ø per channel
FLEX™	On-chip FLEX™ decoder II
decoder II	 Conforms to FLEX[™] protocol revision 1.9
	Decoding capability: 1600, 3200, 6400 bits/second
	Decoding phase: Any-phase, single-phase

Product lineup

Product Code

	FIGURE CORE						
Specification	Mask ROM Version	ZTAT Version	Package	ROM/RAM Size (Byte)			
Non-roaming	HD6433935X —		100-pin TQFP (TFP-100B)	40 k/2 k			
	HD6433935W		100-pin TQFP (TFP-100G)	-			
	HD6433936X		100-pin TQFP (TFP-100B)	48 k/2 k			
	HD6433936W		100-pin TQFP (TFP-100G)	-			
	HD6433937X	HD6473937X	100-pin TQFP (TFP-100B)	60 k/2 k			
	HD6433937W	HD6473937W	100-pin TQFP (TFP-100G)				
Roaming	HD6433935RX		100-pin TQFP (TFP-100B)	40 k/2 k			
	HD6433935RW	—	100-pin TQFP (TFP-100G)				
	HD6433936RX		100-pin TQFP (TFP-100B)	48 k/2 k			
	HD6433936RW		100-pin TQFP (TFP-100G)	-			
	HD6433937RX	HD6473937RX	100-pin TQFP (TFP-100B)	60 k/2 k			
	HD6433937RW	HD6473937RW	100-pin TQFP (TFP-100G)	-			

Note: * See section 4, Clock Pulse Generator, for the definition of ø and øw.

1.2 Internal Block Diagram




Figure 1-1 shows a block diagram of the H8/3937 Series and H8/3937R Series.

Figure 1-1 Block Diagram

1.3 Pin Arrangement and Functions

1.3.1 Pin Arrangement

The H8/3937 Series and H8/3937R Series pin arrangement is shown in figure 1-2.




Figure 1-2 Pin Arrangement (TFP-100B and TFP-100G: Top View)

1.3.2 Pin Functions

Table 1-2 outlines the pin functions of the H8/3937 Series and H8/3937R Series.

		Pin No.		
Туре	Symbol	TFP-100B TFP-100G	_ I/O	Name and Functions
Power source pins	V _{cc}	12 52	Input	Power supply: All V_{cc} pins should be connected to the system power supply.
	V _{ss}	11 51	Input	Ground: All V _{ss} pins should be connected to the system power supply (0 V).
	AV _{cc}	99	Input	Analog power supply: This is the power supply pin for the A/D converter. When the A/D converter is not used, connect this pin to the system power supply.
	AV _{ss}	8	Input	Analog ground: This is the A/D converter ground pin. It should be connected to the system power supply (0V).
Clock pins	OSC ₁	10	Input	These pins connect to a crystal or
	OSC ₂	9	Output	ceramic oscillator, or can be used to input an external clock. See section 4, Clock Pulse Generators, for a typical connection diagram.
	DX ₁	85	Input	These pins connect to a 76.8-kHz or
	DX ₂	84		160-kHz crystal oscillator. Output See section 4, Clock Pulse Generators, for a typical connection diagram.
System control	RES	13	Input	Reset: When this pin is driven low, the chip is reset
	RESO	28	Output	Reset output: Outputs the CPU internal reset signal.
	TEST TESTD TESTA9H	86 83 34	Input	Test pins: These pins are reserved and cannot be used. They should be connected to V_{ss} .
	TEST20 to TEST24 TEST43	65 to 69 64	Output	Test pins: These pins are reserved and cannot be used. They should be left open.

		Pin No.		
Туре	Symbol	TFP-100B TFP-100G	- I/O	Name and Functions
Interrupt pins	$ \frac{\overline{IRQ}_{1}}{\overline{IRQ}_{2}} $ $ \frac{\overline{IRQ}_{3}}{\overline{IRQ}_{4}} $	19 20 21 18	Input	IRQ interrupt request 0 and 1: These are input pins for edge-sensitive external interrupts, with a selection of rising or falling edge.
	\overline{WKP}_{0} , to \overline{WKP}_{0}	42 to 35	Input	Wakeup interrupt request 0 to 7: These are input pins for rising or falling- edge-sensitive external interrupts.
Internal IRQ ₀ interrupt pin	IRQ ₀	_	Input	Internal interrupt request 0: This is the request pin for an edge-sensistive internal interrupt, with a selection of rising or falling edge.
Timer pins	TMOW	14	Output	Clock output: This is an output pin for waveforms generated by the timer A output circuit.
	TMIC	19	Input	Timer C event input: This is an event input pin for input to the timer C counter.
	UD	27	Input	Timer C up/down select: This pin selects up- or down-counting for the timer C counter. The counter operates as a down- counter when this pin is high, and as an up- counter when low.
	TMIF	21	Input	Timer F event input: This is an event input pin for input to the timer F counter.
	TMOFL	15	Output	Timer FL output: This is an output pin for waveforms generated by the timer FL output compare function.
	TMOFH	16	Output	Timer FH output: This is an output pin for waveforms generated by the timer FH output compare function.
	TMIG	17	Input	Timer G capture input: This is an input pin for timer G input capture.
I/O ports	PB ₇ to PB ₀	7 to 1, 100	Input	Port B: This is an 8-bit input port.
	P4 ₂ to P4 ₀	63 to 61	I/O	Port 4 (bits 2 to 0): This is a 3-bit I/O port. Input or output can be designated for each bit by means of port control register 4 (PCR4).

		Pin No.		
Туре	Symbol	TFP-100B TFP-100G	 I/O	Name and Functions
I/O ports	PA_3 to PA_0	25 to 22	I/O	Port A: This is a 4-bit I/O port. Input or output can be designated for each bit by means of port control register A (PCRA).
	P1 ₇ to P1 ₀	21 to 14	I/O	Port 1: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 1 (PCR1).
	P3 ₇ to P3 ₀	33 to 26	I/O	Port 3: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 3 (PCR3).
	$P5_7$ to $P5_0$	42 to 35	I/O	Port 5: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 5 (PCR5).
	P6 ₇ to P6 ₀	50 to 43	I/O	Port 6: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 6 (PCR6).
	P7 ₇ to P7 ₀	60 to 53	I/O	Port 7: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 7 (PCR7).
	P8 ₇ to P8 ₀	94 to 87	I/O	Port 8: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 8 (PCR8).
	P9 ₃ to P9 ₀	98 to 95	I/O	Port 9: This is a 4-bit I/O port. Input or output can be designated for each bit by means of port control register 9 (PCR9).
Internal I/O ports	P4 ₃	_	Input	Port 4 (bit 3): This is an internal 1-bit input port.
	$P2_4$ to $P2_0$	_	I/O	Port 2: This is an internal 5-bit I/O port. Input or output can be designated for each bit by means of port control register 2 (PCR2).
Serial communi-	RXD ₃₁	30	Input	SCI31 receive data input: This is the SCI31 data input pin.
cation interface	TXD ₃₁	31	Output	SCI31 transmit data output: This is the SCI31 data output pin.
(SCI)	SCK ₃₁	29	I/O	SCI31 clock I/O: This is the SCI31 clock I/O pin.

		Pin No.		
Туре	Symbol	TFP-100B TFP-100G	 I/O	Name and Functions
Serial communi-	RXD ₃₂	62	Input	SCI32 receive data input: This is the SCI32 data input pin.
cation interface	TXD ₃₂	63	Output	SCI32 transmit data output: This is the SCI32 data output pin.
(SCI)	SCK ₃₂	61	I/O	SCI32 clock I/O: This is the SCI32 clock I/O pin.
Internal serial communi-	SI1	_	Input	SCI1 receive data input: This is the SCI1 data input pin.
cation interface	SO1	_	Output	SCI1 transmit data output: This is the SCI1 data output pin
(SCI)	SCK ₁	_	I/O	SCI1 clock I/O: This is the SCI1 clock I/O pin.
A/D converter			Input	Analog input channels 7 to 0: These are analog data input channels to the A/D converter
	ADTRG	18	Input	A/D converter trigger input: This is the external trigger input pin to the A/D converter
FLEX™ decoder II	RESET	_	Input	Decoder reset: A reset is executed when this pin goes low.
	EXTS1	71	Input	Decode symbol input: MSb of the symbol currently being decoded.
	EXTS0	72	Input	Decode symbol input: LSb of the symbol currently being decoded.
	LOBAT	70	Input	Voltage drop detection input: Input pin for the voltage drop detection signal.
	SS	_	Input	SPI mode select: Slave mode is selected when this pin goes low.
	SCK	_	Input	SPI clock input: SPI clock input.
	MOSI	_	Input	SPI receive data input: SPI data input.
	MISO	-	Output	SPI transmit data output: SPI data output.
	READY	_	Output	Ready pin: Goes low when the SPI is ready to transmit/receive.

		Pin No.		
Туре	Symbol	TFP-100B TFP-100G	 I/O	Name and Functions
FLEX™ decoder II	CLKOUT	82	Output	Clock output: 38.4 kHz or 40 kHz clock output (derived from on-chip crystal oscillator).
	SYMCLK	73	Output	Symbol clock output: Recovered symbol clock pin.
	S0	81	Output	Receiver control output: Receiver control signal output pin (when using external demodulator).
	S1 to S7	80 to 74	Output	Receiver control output: Three-state receiver control signal output.
	IFIN	81	Input	IF signal input: Limited IF signal input pin (when using internal demodulator).

Section 2 CPU

2.1 Overview

The H8/300L CPU has sixteen 8-bit general registers, which can also be paired as eight 16-bit registers. Its concise instruction set is designed for high-speed operation.

2.1.1 Features

Features of the H8/300L CPU are listed below.

- General-register architecture Sixteen 8-bit general registers, also usable as eight 16-bit general registers
- Instruction set with 55 basic instructions, including:
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
- Eight addressing modes
 - Register direct
 - Register indirect
 - Register indirect with displacement
 - Register indirect with post-increment or pre-decrement
 - Absolute address
 - Immediate
 - Program-counter relative
 - Memory indirect
- 64-kbyte address space
- High-speed operation
 - All frequently used instructions are executed in two to four states
 - High-speed arithmetic and logic operations
 - 8- or 16-bit register-register add or subtract: 0.4 μs*
 - $--8 \times 8$ -bit multiply: 2.8 μs^*
 - $16 \div 8$ -bit divide: 2.8 μs^*
- Low-power operation modes SLEEP instruction for transfer to low-power operation

Note: * These values are at $\phi = 5$ MHz.

2.1.2 Address Space

The H8/300L CPU supports an address space of up to 64 kbytes for storing program code and data.

See 2.8, Memory Map, for details of the memory map.

2.1.3 Register Configuration

Figure 2-1 shows the register structure of the H8/300L CPU. There are two groups of registers: the general registers and control registers.




Figure 2-1 CPU Registers

2.2 Register Descriptions

2.2.1 General Registers

All the general registers can be used as both data registers and address registers.

When used as data registers, they can be accessed as 16-bit registers (R0 to R7), or the high bytes (R0H to R7H) and low bytes (R0L to R7L) can be accessed separately as 8-bit registers.

When used as address registers, the general registers are accessed as 16-bit registers (R0 to R7).

R7 also functions as the stack pointer (SP), used implicitly by hardware in exception processing and subroutine calls. When it functions as the stack pointer, as indicated in figure 2-2, SP (R7) points to the top of the stack.




Figure 2-2 Stack Pointer

2.2.2 Control Registers

The CPU control registers include a 16-bit program counter (PC) and an 8-bit condition code register (CCR).

Program Counter (PC): This 16-bit register indicates the address of the next instruction the CPU will execute. All instructions are fetched 16 bits (1 word) at a time, so the least significant bit of the PC is ignored (always regarded as 0).

Condition Code Register (CCR): This 8-bit register contains internal status information, including the interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. These bits can be read and written by software (using the LDC, STC, ANDC, ORC, and XORC instructions). The N, Z, V, and C flags are used as branching conditions for conditional branching (Bcc) instructions.

Bit 7—Interrupt Mask Bit (I): When this bit is set to 1, interrupts are masked. This bit is set to 1 automatically at the start of exception handling. The interrupt mask bit may be read and written by software. For further details, see section 3.3, Interrupts.

Bit 6—User Bit (U): Can be used freely by the user.

Bit 5—Half-Carry Flag (H): When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and is cleared to 0 otherwise.

The H flag is used implicitly by the DAA and DAS instructions.

When the ADD.W, SUB.W, or CMP.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and is cleared to 0 otherwise.

Bit 4—User Bit (U): Can be used freely by the user.

Bit 3—Negative Flag (N): Indicates the most significant bit (sign bit) of the result of an instruction.

Bit 2—Zero Flag (Z): Set to 1 to indicate a zero result, and cleared to 0 to indicate a non-zero result.

Bit 1—Overflow Flag (V): Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.

Bit 0—Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to store the value shifted out of the end bit

The carry flag is also used as a bit accumulator by bit manipulation instructions.

Some instructions leave some or all of the flag bits unchanged.

Refer to the H8/300L Series Programming Manual for the action of each instruction on the flag bits.

2.2.3 Initial Register Values

When the CPU is reset, the program counter (PC) is initialized to the value stored at address H'0000 in the vector table, and the I bit in the CCR is set to 1. The other CCR bits and the general registers are not initialized. In particular, the stack pointer (R7) is not initialized. The stack pointer should be initialized by software, by the first instruction executed after a reset.

2.3 Data Formats

The H8/300L CPU can process 1-bit data, 4-bit (BCD) data, 8-bit (byte) data, and 16-bit (word) data.

- Bit manipulation instructions operate on 1-bit data specified as bit n in a byte operand (n = 0, 1, 2, ..., 7).
- All arithmetic and logic instructions except ADDS and SUBS can operate on byte data.
- The MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits × 8 bits), and DIVXU (16 bits ÷ 8 bits) instructions operate on word data.
- The DAA and DAS instructions perform decimal arithmetic adjustments on byte data in packed BCD form. Each nibble of the byte is treated as a decimal digit.

2.3.1 Data Formats in General Registers

Data Type Register No. Data Format 7 0 3 1-bit data RnH 7 6 5 4 2 1 0 don't care 7 0 7 1-bit data RnL don't care 6 5 4 3 2 1 0 7 0 Byte data RnH LSB MSB don't care 7 0 Byte data RnL don't care MSB LSB 15 0 Word data Rn MSB LSB 7 4 3 0 4-bit BCD data RnH Upper digit Lower digit don't care 7 0 Δ 3 4-bit BCD data don't care Upper digit Lower digit RnL Notation: RnH: Upper byte of general register RnL: Lower byte of general register MSB: Most significant bit LSB: Least significant bit

Data of all the sizes above can be stored in general registers as shown in figure 2-3.

Figure 2-3 Register Data Formats

2.3.2 Memory Data Formats

Figure 2-4 indicates the data formats in memory. The H8/300L CPU can access word data stored in memory (MOV.W instruction), but the word data must always begin at an even address. If word data starting at an odd address is accessed, the least significant bit of the address is regarded as 0, and the word data starting at the preceding address is accessed. The same applies to instruction codes.

Data Type	Address			Da	ata F	orm	at			
		7							0	
1-bit data	Address n	7	6	5	4	3	2	1	0	
Byte data	Address n	MSB	l	1	1	1	1	I	LSB	
Word data	Even address	MSB		-	Upper			· 	r	
	Odd address		L		Lower	8 bit	S I	I	LSB	
Byte data (CCR) on stack	Even address	MSB			С	ĊR	ı I	ı I	LSB	
Byte data (CON) on black	Odd address	MSB	I	1	СС	R*	1	I	LSB	
Word data on stack	Even address	MSB							1	
WORD Data OF Stack	Odd address				1	 	1	 	LSB	
CCR: Condition code regis	ter									
Note: * Ignored on return										

Figure 2-4 Memory Data Formats

When the stack is accessed using R7 as an address register, word access should always be performed. When the CCR is pushed on the stack, two identical copies of the CCR are pushed to make a complete word. When they are restored, the lower byte is ignored.

2.4 Addressing Modes

2.4.1 Addressing Modes

The H8/300L CPU supports the eight addressing modes listed in table 2-1. Each instruction uses a subset of these addressing modes.

No.	Address Modes	Symbol
1	Register direct	Rn
2	Register indirect	@Rn
3	Register indirect with displacement	@(d:16, Rn)
4	Register indirect with post-increment	@Rn+
	Register indirect with pre-decrement	@-Rn
5	Absolute address	@aa:8 or @aa:16
6	Immediate	#xx:8 or #xx:16
7	Program-counter relative	@(d:8, PC)
8	Memory indirect	@@aa:8

Table 2-1 Addressing Modes

1. Register Direct—Rn: The register field of the instruction specifies an 8- or 16-bit general register containing the operand.

Only the MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits \times 8 bits), and DIVXU (16 bits \div 8 bits) instructions have 16-bit operands.

- 2. **Register Indirect**—@**Rn:** The register field of the instruction specifies a 16-bit general register containing the address of the operand in memory.
- **3.** Register Indirect with Displacement—@(d:16, Rn): The instruction has a second word (bytes 3 and 4) containing a displacement which is added to the contents of the specified general register to obtain the operand address in memory.

This mode is used only in MOV instructions. For the MOV.W instruction, the resulting address must be even.

- 4. Register Indirect with Post-Increment or Pre-Decrement—@Rn+ or @-Rn:
- Register indirect with post-increment—@Rn+

The @Rn+ mode is used with MOV instructions that load registers from memory.

The register field of the instruction specifies a 16-bit general register containing the address of the operand. After the operand is accessed, the register is incremented by 1 for MOV.B or 2 for MOV.W. For MOV.W, the original contents of the 16-bit general register must be even.

• Register indirect with pre-decrement—@-Rn

The @-Rn mode is used with MOV instructions that store register contents to memory.

The register field of the instruction specifies a 16-bit general register which is decremented by 1 or 2 to obtain the address of the operand in memory. The register retains the decremented value. The size of the decrement is 1 for MOV.B or 2 for MOV.W. For MOV.W, the original contents of the register must be even.

5. Absolute Address—@aa:8 or @aa:16: The instruction specifies the absolute address of the operand in memory.

The absolute address may be 8 bits long (@aa:8) or 16 bits long (@aa:16). The MOV.B and bit manipulation instructions can use 8-bit absolute addresses. The MOV.B, MOV.W, JMP, and JSR instructions can use 16-bit absolute addresses.

For an 8-bit absolute address, the upper 8 bits are assumed to be 1 (H'FF). The address range is H'FF00 to H'FFFF (65280 to 65535).

6. Immediate #xx:8 or #xx:16: The instruction contains an 8-bit operand (#xx:8) in its second byte, or a 16-bit operand (#xx:16) in its third and fourth bytes. Only MOV.W instructions can contain 16-bit immediate values.

The ADDS and SUBS instructions implicitly contain the value 1 or 2 as immediate data. Some bit manipulation instructions contain 3-bit immediate data in the second or fourth byte of the instruction, specifying a bit number.

- 7. Program-Counter Relative—@(d:8, PC): This mode is used in the Bcc and BSR instructions. An 8-bit displacement in byte 2 of the instruction code is sign-extended to 16 bits and added to the program counter contents to generate a branch destination address. The possible branching range is -126 to +128 bytes (-63 to +64 words) from the current address. The displacement should be an even number.
- 8. Memory Indirect—@@aa:8: This mode can be used by the JMP and JSR instructions. The second byte of the instruction code specifies an 8-bit absolute address. The word located at this address contains the branch destination address.

The upper 8 bits of the absolute address are assumed to be 0 (H'00), so the address range is from H'0000 to H'00FF (0 to 255). Note that with the H8/300L Series, the lower end of the address area is also used as a vector area. See 3.3, Interrupts, for details on the vector area.

If an odd address is specified as a branch destination or as the operand address of a MOV.W instruction, the least significant bit is regarded as 0, causing word access to be performed at the address preceding the specified address. See 2.3.2, Memory Data Formats, for further information.

2.4.2 Effective Address Calculation

Table 2-2 shows how effective addresses are calculated in each of the addressing modes.

Arithmetic and logic instructions use register direct addressing (1). The ADD.B, ADDX, SUBX, CMP.B, AND, OR, and XOR instructions can also use immediate addressing (6).

Data transfer instructions can use all addressing modes except program-counter relative (7) and memory indirect (8).

Bit manipulation instructions can use register direct (1), register indirect (2), or 8-bit absolute addressing (5) to specify the operand. Register indirect (1) (BSET, BCLR, BNOT, and BTST instructions) or 3-bit immediate addressing (6) can be used independently to specify a bit position in the operand.






Table 2-2 Effective Address Calculation





Memory indirect, @ @aa:8 ω



Notation:

- **Operation field** rm, rn: Register field :do
 - Displacement
- Immediate data
- Absolute address disp: IMM: abs:

2.5 Instruction Set

The H8/300L Series can use a total of 55 instructions, which are grouped by function in table 2-3.

Function	Instructions	Number
Data transfer	MOV, PUSH* ¹ , POP* ¹	1
Arithmetic operations	ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, DAS, MULXU, DIVXU, CMP, NEG	14
Logic operations	AND, OR, XOR, NOT	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST	14
Branch	Bcc* ² , JMP, BSR, JSR, RTS	5
System control	RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	8
Block data transfer	EEPMOV	1

Table 2-3Instruction Set

Total: 55

Notes: 1. PUSH Rn is equivalent to MOV.W Rn, @–SP. POP Rn is equivalent to MOV.W @SP+, Rn. The same applies to the machine language.

2. Bcc is a conditional branch instruction in which cc represents a condition code.

The following sections give a concise summary of the instructions in each category, and indicate the bit patterns of their object code. The notation used is defined next.

Notation

Notation	
Rd	General register (destination)
Rs	General register (source)
Rn	General register
(EAd), <ead></ead>	Destination operand
(EAs), <eas></eas>	Source operand
CCR	Condition code register
Ν	N (negative) flag of CCR
Z	Z (zero) flag of CCR
V	V (overflow) flag of CCR
С	C (carry) flag of CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
_	Subtraction
×	Multiplication
÷	Division
^	AND logical
V	OR logical
\oplus	Exclusive OR logical
\rightarrow	Move
~	Logical negation (logical complement)
:3	3-bit length
:8	8-bit length
:16	16-bit length
(), < >	Contents of operand indicated by effective address

2.5.1 Data Transfer Instructions

Table 2-4 describes the data transfer instructions. Figure 2-5 shows their object code formats.

Instruction	n Size*	Function
MOV	B/W	$(EAs) \rightarrow Rd, Rs \rightarrow (Ead)$
		Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
		The Rn, @Rn, @(d:16, Rn), @aa:16, #xx:16, @–Rn, and @Rn+ addressing modes are available for word data. The @aa:8 addressing mode is available for byte data only.
		The @–R7 and @R7+ modes require word operands. Do not specify byte size for these two modes.
POP	W	$@SP+ \rightarrow Rn$
		Pops a 16-bit general register from the stack. Equivalent to MOV.W @SP+, Rn.
PUSH	W	$Rn \rightarrow @-SP$
		Pushes a 16-bit general register onto the stack. Equivalent to MOV.W Rn, @-SP.
Notes: *	Size: Operand size	
	B: Byte	
	W: Word	

Table 2-4 Data Transfer Instructions

Certain precautions are required in data access. See 2.9.1, Notes on Data Access, for details.




Figure 2-5 Data Transfer Instruction Codes

2.5.2 Arithmetic Operations

Table 2-5 describes the arithmetic instructions.

Table 2-5 Arithmetic Instructions

Instruction	Size*	Function
ADD	B/W	$Rd \pm Rs \to Rd, Rd + \#IMM \to Rd$
SUB		Performs addition or subtraction on data in two general registers, or addition on immediate data and data in a general register. Immediate data cannot be subtracted from data in a general register. Word data can be added or subtracted only when both words are in general registers.
ADDX	В	$Rd \pm Rs \pm C \to Rd, Rd \pm \#IMM \pm C \to Rd$
SUBX		Performs addition or subtraction with carry or borrow on byte data in two general registers, or addition or subtraction on immediate data and data in a general register.
INC	В	$Rd \pm 1 \rightarrow Rd$
DEC		Increments or decrements a general register by 1.
ADDS	W	$Rd \pm 1 \rightarrow Rd, Rd \pm 2 \rightarrow Rd$
SUBS		Adds or subtracts 1 or 2 to or from a general register
DAA	В	Rd decimal adjust \rightarrow Rd
DAS		Decimal-adjusts (adjusts to 4-bit BCD) an addition or subtraction result in a general register by referring to the CCR
MULXU	В	$Rd \times Rs \rightarrow Rd$
		Performs 8-bit \times 8-bit unsigned multiplication on data in two general registers, providing a 16-bit result
DIVXU	В	$Rd \div Rs \rightarrow Rd$
		Performs 16-bit ÷ 8-bit unsigned division on data in two general registers, providing an 8-bit quotient and 8-bit remainder
CMP	B/W	Rd – Rs, Rd – #IMM
		Compares data in a general register with data in another general register or with immediate data, and indicates the result in the CCR. Word data can be compared only between two general registers.
NEG	В	$0 - Rd \rightarrow Rd$
		Obtains the two's complement (arithmetic complement) of data in a general register
Notes: * Siz B: W:	e:Operand size Byte Word	
v v .		

2.5.3 Logic Operations

Table 2-6 describes the four instructions that perform logic operations.

Instructio	on Size*	Function
AND	В	$Rd \land Rs \to Rd, \ Rd \land \#IMM \to Rd$
		Performs a logical AND operation on a general register and another general register or immediate data
OR	В	$Rd \lor Rs \to Rd, Rd \lor \#IMM \to Rd$
		Performs a logical OR operation on a general register and another general register or immediate data
XOR	В	$Rd \oplus Rs \to Rd, \ Rd \oplus \#IMM \to Rd$
		Performs a logical exclusive OR operation on a general register and another general register or immediate data
NOT	В	$\sim \text{Rd} \rightarrow \text{Rd}$
		Obtains the one's complement (logical complement) of general register contents
Notes: *	Size: Operand size B: Byte	

Table 2-6 Logic Operation Instructions

2.5.4 Shift Operations

Table 2-7 describes the eight shift instructions.

Table 2-7Shift Instructions

Instructio	on Size*	Function
SHAL	В	$Rd shift \to Rd$
SHAR		Performs an arithmetic shift operation on general register contents
SHLL	В	$Rd shift \to Rd$
SHLR		Performs a logical shift operation on general register contents
ROTL	В	$Rd rotate \rightarrow Rd$
ROTR		Rotates general register contents
ROTXL	В	Rd rotate through carry \rightarrow Rd
ROTXR		Rotates general register contents through the C (carry) bit
Notes: *	Size: Operand size	

otes: * Size: Operand si

B: Byte

Figure 2-6 shows the instruction code format of arithmetic, logic, and shift instructions.




Figure 2-6 Arithmetic, Logic, and Shift Instruction Codes

2.5.5 Bit Manipulations

Table 2-8 describes the bit-manipulation instructions. Figure 2-7 shows their object code formats.

Instruction	Size*	Function
BSET	В	$1 \rightarrow (\text{ of })$
		Sets a specified bit in a general register or memory to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BCLR	В	$0 \rightarrow (\text{ of })$
		Clears a specified bit in a general register or memory to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BNOT	В	~ (<bit-no.> of <ead>) \rightarrow (<bit-no.> of <ead>)</ead></bit-no.></ead></bit-no.>
		Inverts a specified bit in a general register or memory. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BTST	В	~ (<bit-no.> of <ead>) \rightarrow Z</ead></bit-no.>
		Tests a specified bit in a general register or memory and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BAND	В	$C \land (<\!bit\text{-}No.\!> of <\!EAd\!>) \rightarrow C$
		ANDs the C flag with a specified bit in a general register or memory, and stores the result in the C flag.
BIAND	В	$C \land [\sim (<\!bit\!-\!No.\!> of <\!\mathsf{EAd\!>})] \mathop{\rightarrow} C$
		ANDs the C flag with the inverse of a specified bit in a general register or memory, and stores the result in the C flag.
		The bit number is specified by 3-bit immediate data.
BOR	В	$C \lor (<\!bit\!-\!No.\!> of <\!\mathsf{EAd\!\!>}) \to C$
		ORs the C flag with a specified bit in a general register or memory, and stores the result in the C flag.
BIOR	В	$C \lor [\sim (<\!bit\!-\!No.\!> of <\!\mathsf{EAd\!>})] \!\to \!C$
		ORs the C flag with the inverse of a specified bit in a general register or memory, and stores the result in the C flag.
		The bit number is specified by 3-bit immediate data.
Notes: * Siz	e: Operand size	

Table 2-8 Bit-Manipulation Instructions

Notes: * Size: Operand size

B: Byte

Instruction	Size*	Function
BXOR	В	$C \oplus (<\!bit-\!No.\!> of <\!EAd\!>) \to C$
		XORs the C flag with a specified bit in a general register or memory, and stores the result in the C flag.
BIXOR	В	$C \oplus \ [\text{-(of)}] \rightarrow C$
		XORs the C flag with the inverse of a specified bit in a general register or memory, and stores the result in the C flag.
		The bit number is specified by 3-bit immediate data.
BLD	В	$(\text{sbit-No.> of }) \rightarrow C$
		Copies a specified bit in a general register or memory to the C flag.
BILD	В	~ (<bit-no.> of <ead>) \rightarrow C</ead></bit-no.>
		Copies the inverse of a specified bit in a general register or memory to the C flag.
		The bit number is specified by 3-bit immediate data.
BST	В	$C \rightarrow (\text{ of })$
		Copies the C flag to a specified bit in a general register or memory.
BIST	В	~ C \rightarrow (<bit-no.> of <ead>)</ead></bit-no.>
		Copies the inverse of the C flag to a specified bit in a general register or memory.
		The bit number is specified by 3-bit immediate data.
Notes: * Siz B:	ze:Operand size Byte	

Certain precautions are required in bit manipulation. See 2.9.2, Notes on Bit Manipulation, for details.




Figure 2-7 Bit Manipulation Instruction Codes




Figure 2-7 Bit Manipulation Instruction Codes (cont)

2.5.6 Branching Instructions

Table 2-9 describes the branching instructions. Figure 2-8 shows their object code formats.

Instruction	Size	Function		
Bcc	_		e designated address if condition litions are given below.	cc is true. The
		Mnemonic	Description	Condition
		BRA (BT)	Always (true)	Always
		BRN (BF)	Never (false)	Never
		BHI	High	C ∨ Z = 0
		BLS	Low or same	C ∨ Z = 1
		BCC (BHS)	Carry clear (high or same)	C = 0
		BCS (BLO)	Carry set (low)	C = 1
		BNE	Not equal	Z = 0
	BEQ	Equal	Z = 1	
		BVC	Overflow clear	V = 0
	BVS	Overflow set	V = 1	
	BPL	Plus	N = 0	
	BMI	Minus	N = 1	
	BGE	Greater or equal	N ⊕ V = 0	
	BLT	Less than	N ⊕ V = 1	
	BGT	Greater than	$Z/(N \oplus V) = 0$	
		BLE	Less or equal	$Z/(N \oplus V) = 1$
JMP		Branches unconditionally to a specified address		
		Descriptions to a submersifier of a second field address		

Table 2-9Branching Instructions

JMP	—	Branches unconditionally to a specified address
BSR	_	Branches to a subroutine at a specified address
JSR	—	Branches to a subroutine at a specified address
RTS	_	Returns from a subroutine





Figure 2-8 Branching Instruction Codes

System Control Instructions 2.5.7

Table 2-10 describes the system control instructions. Figure 2-9 shows their object code formats.

Instruction	Size*	Function
RTE	_	Returns from an exception-handling routine
SLEEP	—	Causes a transition from active mode to a power-down mode. See section 5, Power-Down Modes, for details.
LDC	В	$Rs \to CCR, \ \ \texttt{\#IMM} \to CCR$
		Moves immediate data or general register contents to the condition code register
STC	В	$CCR \rightarrow Rd$
		Copies the condition code register to a specified general register
ANDC	В	$CCR \land \#IMM \rightarrow CCR$
		Logically ANDs the condition code register with immediate data
ORC	В	$CCR \lor \#IMM \rightarrow CCR$
		Logically ORs the condition code register with immediate data
XORC	В	$CCR \oplus \#IMM \to CCR$
		Logically exclusive-ORs the condition code register with immediate data
NOP	_	$PC + 2 \rightarrow PC$
		Only increments the program counter
Notes: * Size	e: Operand size	

B: Byte





2.5.8 Block Data Transfer Instruction

Table 2-11 describes the block data transfer instruction. Figure 2-10 shows its object code format.

Instruction	Size	Function
EEPMOV	_	If R4L ≠ 0 then
		$\begin{array}{ll} \mbox{repeat} & @R5+ \rightarrow @R6+ \\ & R4L - 1 \rightarrow R4L \\ \mbox{until} & R4L = 0 \end{array}$
		else next;
		Block transfer instruction. Transfers the number of data bytes specified by R4L from locations starting at the address indicated by R5 to locations starting at the address indicated by R6. After the transfer, the next instruction is executed.

Certain precautions are required in using the EEPMOV instruction. See 2.9.3, Notes on Use of the EEPMOV Instruction, for details.




Figure 2-10 Block Data Transfer Instruction Code

2.6 Basic Operational Timing

CPU operation is synchronized by a system clock (\emptyset) or a subclock (\emptyset_{SUB}). For details on these clock signals see section 4, Clock Pulse Generators. The period from a rising edge of \emptyset or \emptyset_{SUB} to the next rising edge is called one state. A bus cycle consists of two states or three states. The cycle differs depending on whether access is to on-chip memory or to on-chip peripheral modules.

2.6.1 Access to On-Chip Memory (RAM, ROM)

Access to on-chip memory takes place in two states. The data bus width is 16 bits, allowing access in byte or word size. Figure 2-11 shows the on-chip memory access cycle.




Figure 2-11 On-Chip Memory Access Cycle

2.6.2 Access to On-Chip Peripheral Modules

On-chip peripheral modules are accessed in two states or three states. The data bus width is 8 bits, so access is by byte size only. This means that for accessing word data, two instructions must be used. Figures 2-12 and 2-13 show the on-chip peripheral module access cycle.

Two-state access to on-chip peripheral modules




Figure 2-12 On-Chip Peripheral Module Access Cycle (2-State Access)

Three-state access to on-chip peripheral modules




Figure 2-13 On-Chip Peripheral Module Access Cycle (3-State Access)

2.7 CPU States

2.7.1 Overview

There are four CPU states: the reset state, program execution state, program halt state, and exception-handling state. The program execution state includes active (high-speed or medium-speed) mode and subactive mode. In the program halt state there are a sleep (high-speed or medium-speed) mode, standby mode, watch mode, and sub-sleep mode. These states are shown in figure 2-14. Figure 2-15 shows the state transitions.




Figure 2-14 CPU Operation States




Figure 2-15 State Transitions

2.7.2 Program Execution State

In the program execution state the CPU executes program instructions in sequence.

There are three modes in this state, two active modes (high speed and medium speed) and one subactive mode. Operation is synchronized with the system clock in active mode (high speed and medium speed), and with the subclock in subactive mode. See section 5, Power-Down Modes for details on these modes.

2.7.3 Program Halt State

In the program halt state there are five modes: two sleep modes (high speed and medium speed), standby mode, watch mode, and subsleep mode. See section 5, Power-Down Modes for details on these modes.

2.7.4 Exception-Handling State

The exception-handling state is a transient state occurring when exception handling is started by a reset or interrupt and the CPU changes its normal processing flow. In exception handling caused by an interrupt, SP (R7) is referenced and the PC and CCR values are saved on the stack.

For details on interrupt handling, see section 3.3, Interrupts.

2.8 Memory Map

The memory map of the H8/3935 and H8/3935R is shown in figure 2-16 (1), that of the H8/3936 and H8/3936R in figure 2-16 (2), and that of the H8/3937 and H8/3937R in figure 2-16 (3).




Figure 2-16 (1) H8/3935 and H8/3935R Memory Map




Figure 2-16 (2) H8/3936 and H8/3936R Memory Map




Figure 2-16 (3) H8/3937 and H8/3937R Memory Map

2.9 Application Notes

2.9.1 Notes on Data Access

1. Access to Empty Areas:

The address space of the H8/300L CPU includes empty areas in addition to the RAM, registers, and ROM areas available to the user. If these empty areas are mistakenly accessed by an application program, the following results will occur.

Data transfer from CPU to empty area:

The transferred data will be lost. This action may also cause the CPU to misoperate.

Data transfer from empty area to CPU:

Unpredictable data is transferred.

2. Access to Internal I/O Registers:

Internal data transfer to or from on-chip modules other than the ROM and RAM areas makes use of an 8-bit data width. If word access is attempted to these areas, the following results will occur.

Word access from CPU to I/O register area:

Upper byte: Will be written to I/O register.

Lower byte: Transferred data will be lost.

Word access from I/O register to CPU:

Upper byte: Will be written to upper part of CPU register.

Lower byte: Unpredictable data will be written to lower part of CPU register.

Byte size instructions should therefore be used when transferring data to or from I/O registers other than the on-chip ROM and RAM areas. Figure 2-17 shows the data size and number of states in which on-chip peripheral modules can be accessed.




Figure 2-17 Data Size and Number of States for Access to and from On-Chip Peripheral Modules

2.9.2 Notes on Bit Manipulation

The BSET, BCLR, BNOT, BST, and BIST instructions read one byte of data, modify the data, then write the data byte again. Special care is required when using these instructions in cases where two registers are assigned to the same address, in the case of registers that include write-only bits, and when the instruction accesses an I/O port.

Order of Operation		Operation					
1	Read	Read byte data at the designated address					
2	Modify	Modify a designated bit in the read data					
3	Write	Write the altered byte data to the designated address					

1. Bit manipulation in two registers assigned to the same address

Example 1: timer load register and timer counter

Figure 2-18 shows an example in which two timer registers share the same address. When a bit manipulation instruction accesses the timer load register and timer counter of a reloadable timer, since these two registers share the same address, the following operations take place.

Order of Operation		Operation					
1 Read Timer counter data is read (one byte)							
2	Modify	The CPU modifies (sets or resets) the bit designated in the instruction					
3	Write	The altered byte data is written to the timer load register					

The timer counter is counting, so the value read is not necessarily the same as the value in the timer load register. As a result, bits other than the intended bit in the timer load register may be modified to the timer counter value.




Figure 2-18 Timer Configuration Example

Example 2: BSET instruction executed designating port 3

 $P3_7$ and $P3_6$ are designated as input pins, with a low-level signal input at $P3_7$ and a high-level signal at $P3_6$. The remaining pins, $P3_5$ to $P3_0$, are output pins and output low-level signals. In this example, the BSET instruction is used to change pin $P3_0$ to high-level output.

	P3 ₇	P3 ₆	P3₅	P3 ₄	P3 ₃	P3 ₂	P3 1	P3 ₀
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0	0

[A: Prior to executing BSET]

[B: BSET instruction executed]

BSET #0 , @PDR3

The BSET instruction is executed designating port 3.

[C: After executing BSET]

	P3 ₇	P3 ₆	P3₅	P3₄	P3 ₃	P3 ₂	P3 ₁	P3 ₀
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High level
PCR3	0	0	1	1	1	1	1	1
PDR3	0	1	0	0	0	0	0	1

[D: Explanation of how BSET operates]

When the BSET instruction is executed, first the CPU reads port 3.

Since $P3_7$ and $P3_6$ are input pins, the CPU reads the pin states (low-level and high-level input). $P3_5$ to $P3_0$ are output pins, so the CPU reads the value in PDR3. In this example PDR3 has a value of H'80, but the value read by the CPU is H'40.

Next, the CPU sets bit 0 of the read data to 1, changing the PDR3 data to H'41. Finally, the CPU writes this value (H'41) to PDR3, completing execution of BSET.

As a result of this operation, bit 0 in PDR3 becomes 1, and $P3_0$ outputs a high-level signal. However, bits 7 and 6 of PDR3 end up with different values.

To avoid this problem, store a copy of the PDR3 data in a work area in memory. Perform the bit manipulation on the data in the work area, then write this data to PDR3.

[A: Prior to executing BSET]

MOV.	В	#80	,	ROL
MOV.	В	ROL	,	@RAM0
MOV.	В	ROL	,	@PDR3

The PDR3 value (H'80) is written to a work area in memory (RAM0) as well as to PDR3.

	P3 ₇	P3 ₆	P3₅	P3₄	P3 ₃		P3 1	P3 ₀
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0	0

[B: BSET instruction executed]

BSET	#0	,	@RAM0

The BSET instruction is executed designating the PDR3 work area (RAM0).

[C: After executing BSET]

MOV.	В	@RAM0,	ROL
MOV.	В	ROL,	@PDR3

The work area (RAM0) value is written to PDR3.

	P3 ₇	P3 ₆	P3 ₅	P3₄	P3 ₃	P3 ₂	P3 1	P3 ₀
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High level
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0	1
RAM0	1	0	0	0	0	0	0	1

2. Bit manipulation in a register containing a write-only bit

Example 3: BCLR instruction executed designating port 3 control register PCR3

As in the examples above, $P3_7$ and $P3_6$ are input pins, with a low-level signal input at $P3_7$ and a high-level signal at $P3_6$. The remaining pins, $P3_5$ to $P3_0$, are output pins that output low-level signals. In this example, the BCLR instruction is used to change pin $P3_0$ to an input port. It is assumed that a high-level signal will be input to this input pin.

	P3 ₇	P3 ₆	P3₅	P3₄	P3 ₃	P3 ₂	P3 ₁	P3 ₀
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0	0

[A: Prior to executing BCLR]

[B: BCLR instruction executed]

BSET	#0	,	@PCR3
		'	

The BCLR instruction is executed designating PCR3.

[C: After executing BCLR]

	P3 ₇	P3 ₆	P3₅	P3₄	P3 ₃	P3 ₂	P3 1	
Input/output	Output	Output	Output	Output	Output	Output	Output	Input
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High level
PCR3	1	1	1	1	1	1	1	0
PDR3	1	0	0	0	0	0	0	0

[D: Explanation of how BCLR operates]

When the BCLR instruction is executed, first the CPU reads PCR3. Since PCR3 is a write-only register, the CPU reads a value of H'FF, even though the PCR3 value is actually H'3F.

Next, the CPU clears bit 0 in the read data to 0, changing the data to H'FE. Finally, this value (H'FE) is written to PCR3 and BCLR instruction execution ends.

As a result of this operation, bit 0 in PCR3 becomes 0, making $P3_0$ an input port. However, bits 7 and 6 in PCR3 change to 1, so that $P3_7$ and $P3_6$ change from input pins to output pins.

To avoid this problem, store a copy of the PCR3 data in a work area in memory. Perform the bit manipulation on the data in the work area, then write this data to PCR3.

[A: Prior to executing BCLR]

MOV.	В	#3F	,	ROL
MOV.	В	ROL	,	@RAM0
MOV.	В	ROL	,	@PCR3

The PCR3 value (H'3F) is written to a work area in memory (RAM0) as well as to PCR3.

	P3 ₇	P3 ₆	P3₅	P3₄	P3 ₃	P3 ₂	P3 ₁	P3 ₀
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1	1

[B: BCLR instruction executed]

BSET	#0	,	@RAM0
DOLL	πU	,	GIUINO

The BCLR instruction is executed designating the PCR3 work area (RAM0).

[C: After executing BCLR]

MOV.	В	@RAM0,	ROL
MOV.	В	ROL,	@PCR3

The work area (RAM0) value is written to PCR3.

	P3 ₇	P3 ₆	P3₅	P3₄	P3 ₃	P3 ₂	P3 1	P3 ₀
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High level
PCR3	0	0	1	1	1	1	1	0
PDR3	1	0	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1	0

Table 2-12 lists the pairs of registers that share identical addresses. Table 2-13 lists the registers that contain write-only bits.

Register Name	Abbreviation	Address
Timer counter and timer load register C	TCC/TLC	H'FFB5
Port data register 1*1	PDR1	H'FFD4
Port data register 2* ^{1, *2}	PDR2	H'FFD5
Port data register 3*1	PDR3	H'FFD6
Port data register 4*1	PDR4	H'FFD7
Port data register 5*1	PDR5	H'FFD8
Port data register 6*1	PDR6	H'FFD9
Port data register 7*1	PDR7	H'FFDA
Port data register 8*1	PDR8	H'FFDB
Port data register 9*1	PDR9	H'FFDC
Port data register A*1	PDRA	H'FFDD

 Table 2-12
 Registers with Shared Addresses

Notes: 1. Port data registers have the same addresses as input pins.

2. I/O port for interfacing to FLEX[™] decoder.


Table 2-13 Registers with Write-Only Bits

Register Name	Abbreviation	Address
Port control register 1	PCR1	H'FFE4
Port control register 2*	PCR2	H'FFE5
Port control register 3	PCR3	H'FFE6
Port control register 4	PCR4	H'FFE7
Port control register 5	PCR5	H'FFE8
Port control register 6	PCR6	H'FFE9
Port control register 7	PCR7	H'FFEA
Port control register 8	PCR8	H'FFEB
Port control register 9	PCR9	H'FFEC
Port control register A	PCRA	H'FFED
Timer control register F	TCRF	H'FFB6


Note: * I/O port for interfacing to FLEX[™] decoder.

2.9.3 Notes on Use of the EEPMOV Instruction

• The EEPMOV instruction is a block data transfer instruction. It moves the number of bytes specified by R4L from the address specified by R5 to the address specified by R6.



• When setting R4L and R6, make sure that the final destination address (R6 + R4L) does not exceed H'FFFF. The value in R6 must not change from H'FFFF to H'0000 during execution of the instruction.



Section 3 Exception Handling

3.1 Overview

Exception handling is performed in the H8/3937 Series and H8/3937R Series when a reset or interrupt occurs. Table 3-1 shows the priorities of these two types of exception handling.

Table 3-1 Exception Handling Types and Priorities

Priority	Exception Source	Time of Start of Exception Handling
High	Reset	Exception handling starts as soon as the reset state is cleared
Low	Interrupt	When an interrupt is requested, exception handling starts after execution of the present instruction or the exception handling in progress is completed

3.2 Reset

3.2.1 Overview

A reset is the highest-priority exception. The internal state of the CPU and the registers of the onchip peripheral modules are initialized.

3.2.2 Reset Sequence

As soon as the $\overline{\text{RES}}$ pin goes low, all processing is stopped and the chip enters the reset state.


To make sure the chip is reset properly, observe the following precautions.

- At power on: Hold the $\overline{\text{RES}}$ pin low until the clock pulse generator output stabilizes.
- Resetting during operation: Hold the $\overline{\text{RES}}$ pin low for at least 10 system clock cycles.

Reset exception handling takes place as follows.

- The CPU internal state and the registers of on-chip peripheral modules are initialized, with the I bit of the condition code register (CCR) set to 1.
- The PC is loaded from the reset exception handling vector address (H'0000 to H'0001), after which the program starts executing from the address indicated in PC.

When system power is turned on or off, the $\overline{\text{RES}}$ pin should be held low.






Figure 3-1 Reset Sequence

3.2.3 Interrupt Immediately after Reset

After a reset, if an interrupt were to be accepted before the stack pointer (SP: R7) was initialized, PC and CCR would not be pushed onto the stack correctly, resulting in program runaway. To prevent this, immediately after reset exception handling all interrupts are masked. For this reason, the initial program instruction is always executed immediately after a reset. This instruction should initialize the stack pointer (e.g. MOV.W #xx: 16, SP).

3.3 Interrupts

3.3.1 Overview

The interrupt sources that initiate interrupt exception handling comprise 12 external interrupts $(WKP_7 \text{ to } WKP_0, IRQ_4 \text{ to } IRQ_1)$, 23 internal interrupts from on-chip peripheral modules, and one internal IRQ_0 interrupt. Table 3-2 shows the interrupt sources, their priorities, and their vector addresses. When more than one interrupt is requested, the interrupt with the highest priority is processed.

The interrupts have the following features:

- Internal and external interrupts can be masked by the I bit in CCR. When the I bit is set to 1, interrupt request flags can be set but the interrupts are not accepted.
- IRQ₄ to IRQ₀ and WKP₇ to WKP₀ can be set to either rising edge sensing or falling edge sensing.

Interrupt Source	Interrupt	Vector Number	Vector Address	Priority
RES	Reset	0	H'0000 to H'0001	High
IRQ ₀	IRQ₀	4	H'0008 to H'0009	_ ▲
IRQ ₁	IRQ ₁	5	H'000A to H'000B	
IRQ ₂	IRQ ₂	6	H'000C to H'000D	
IRQ ₃	IRQ₃	7	H'000E to H'000F	
ĪRQ ₄	IRQ₄	8	H'0010 to H'0011	
WKP ₀	WKP ₀	9	H'0012 to H'0013	
WKP ₁	WKP ₁			
WKP ₂	WKP ₂			
WKP ₃	WKP ₃			
WKP ₄	WKP ₄			
WKP ₅	WKP ₅			
WKP ₆	WKP ₆			
WKP ₇	WKP ₇			
SCI1	SCI1 transfer complete	10	H'0014 to H'0015	-
Timer A	Timer A overflow	11	H'0016 to H'0017	
Timer C	Timer C overflow or underflow	13	H'001A to H'001B	_
Timer FL	Timer FL compare match Timer FL overflow	14	H'001C to H'001D	_
Timer FH	Timer FH compare match Timer FH overflow	15	H'001E to H'001F	_
Timer G	Timer G input capture Timer G overflow	16	H'0020 to H'0021	_
SCI31	SCI31 transmit end SCI31 transmit data empty SCI31 receive data full SCI31 overrrun error SCI31 framing error SCI31 parity error	17	H'0022 to H'0023	_
SCI32	SCI32 transmit end SCI32 transmit data empty SCI32 receive data full SCI32 overrun error SCI32 framing error SCI32 parity error	18	H'0024 to H'0025	_
A/D	A/D conversion end	19	H'0026 to H'0027	_ ↓
(SLEEP instruction executed)	Direct transfer	20	H'0028 to H'0029	Low

Table 3-2 Interrupt Sources and Their Priorities

Note: Vector addresses H'0002 to H'0007 and H'0018 to H'0019 are reserved and cannot be used.

3.3.2 Interrupt Control Registers

Table 3-3 lists the registers that control interrupts.

Table 3-3 Interrupt Control Registers

Name	Abbreviation	R/W	Initial Value	Address
IRQ edge select register	IEGR	R/W	H'E0	H'FFF2
Interrupt enable register 1	IENR1	R/W	H'00	H'FFF3
Interrupt enable register 2	IENR2	R/W	H'00	H'FFF4
Interrupt request register 1	IRR1	R/W*	H'20	H'FFF6
Interrupt request register 2	IRR2	R/W*	H'00	H'FFF7
Wakeup interrupt request register	IWPR	R/W*	H'00	H'FFF9
Wakeup edge select register	WEGR	R/W	H'00	H'FF90

Note: * Write is enabled only for writing of 0 to clear a flag.

1. IRQ edge select register (IEGR)

Bit	7	6	5	4	3	2	1	0
	—		—	IEG4	IEG3	IEG2	IEG1	IEG0
Initial value	1	1	1	0	0	0	0	0
Read/Write	_	_	_	R/W	R/W	R/W	R/W	R/W

IEGR is an 8-bit read/write register used to designate whether pins \overline{IRQ}_4 to \overline{IRQ}_1 , and the internal \overline{IRQ}_0 signal used to interface to the FLEXTM decoder, are set to rising edge sensing or falling edge sensing.

Bits 7 to 5: Reserved bits

Bits 7 to 5 are reserved: they are always read as 1 and cannot be modified.

Bit 4: IRQ₄ edge select (IEG4)

Bit 4 selects the input sensing of the \overline{IRQ}_4 pin and \overline{ADTRG} pin.

Bit 4 IEG4 Description 0 Falling edge of IRQ₄ and ADTRG pin input is detected (initial value) 1 Rising edge of IRQ₄ and ADTRG pin input is detected

Bit 3: IRQ₃ edge select (IEG3)

Bit 3 selects the input sensing of the \overline{IRQ}_3 pin and TMIF pin.

Bit 3 IEG3	Description	
0	Falling edge of $\overline{\text{IRQ}}_{\scriptscriptstyle 3}$ and TMIF pin input is detected	(initial value)
1	Rising edge of $\overline{\text{IRQ}}_{\scriptscriptstyle 3}$ and TMIF pin input is detected	

Bit 2: IRQ₂ edge select (IEG2)

Bit 2 selects the input sensing of pin \overline{IRQ}_2 .

Bit 2

IEG2	Description	
0	Falling edge of \overline{IRQ}_2 pin input is detected	(initial value)
1	Rising edge of \overline{IRQ}_2 pin input is detected	

Bit 1: IRQ₁ edge select (IEG1)

Bit 3 selects the input sensing of the \overline{IRQ}_1 pin and TMIC pin.

Bit 1		
IEG1	Description	
0	Falling edge of $\overline{\text{IRQ}}_{\scriptscriptstyle 1}$ and TMIC pin input is detected	(initial value)
1	Rising edge of \overline{IRQ}_1 and TMIC pin input is detected	

Bit 0: IRQ₀ edge select (IEG0)

Bit 0 selects the input sensing of the \overline{IRQ}_0 signal.

Bit 0 IEG0	Description	
0	Falling edge of \overline{IRQ}_0 signal input is detected	(initial value)
1	Rising edge of $\overline{\text{IRQ}}_{_0}$ signal input is detected	

Note: IRQ₀ is an internal signal that performs interfacing to the FLEX[™] decoder incorporated in the chip.

2. Interrupt enable register 1 (IENR1)

Bit	7	6	5	4	3	2	1	0
	IENTA	IENS1	IENWP	IEN4	IEN3	IEN2	IEN1	IEN0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

IENR1 is an 8-bit read/write register that enables or disables interrupt requests.

Bit 7: Timer A interrupt enable (IENTA)

Bit 7 enables or disables timer A overflow interrupt requests.

Bit 7 IENTA Description 0 Disables timer A interrupt requests (initial value) 1 Enables timer A interrupt requests

Bit 6: SCI1 interrupt enable (IENS1)

Bit 6 enables or disables SCI1 transfer complete interrupt requests.

Bit 6 IENS1	Description	
0	Disables SCI1 interrupt requests	(initial value)
1	Enables SCI1 interrupt requests	"
Note:	SCI1 is an internal function that performs interfacing to the FLE the chip.	X [™] decoder incorporated in

Bit 5: Wakeup interrupt enable (IENWP)

Bit 5 enables or disables WKP₇ to WKP₀ interrupt requests.

Bit 5 IENWP	Description	
0	Disables \overline{WKP}_7 to \overline{WKP}_0 interrupt requests	(initial value)
1	Enables \overline{WKP}_7 to \overline{WKP}_0 interrupt requests	

Bits 4 to 0: IRQ₄ to IRQ₀ interrupt enable (IEN4 to IEN0)

Bits 4 to 0 enable or disable IRQ₄ to IRQ₀ interrupt requests.

Bit n IENn	Description	
0	Disables interrupt requests from pin IRQn	(initial value)
1	Enables interrupt requests from pin IRQn	ï

(n = 4 to 0)

Note: IRQ₀ is an internal signal that performs interfacing to the FLEX[™] decoder incorporated in the chip.

3. Interrupt enable register 2 (IENR2)

Bit	7	6	5	4	3	2	1	0
	IENDT	IENAD	—	IENTG	IENTFH	IENTFL	IENTC	IENEC
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

IENR2 is an 8-bit read/write register that enables or disables interrupt requests.

Bit 7: Direct transfer interrupt enable (IENDT)

Bit 7 enables or disables direct transfer interrupt requests.

Bit 7 IENDT	Description	
0	Disables direct transfer interrupt requests	(initial value)
1	Enables direct transfer interrupt requests	

Bit 6: A/D converter interrupt enable (IENAD)

Bit 6 enables or disables A/D converter interrupt requests.

Bit 6 IENAD	Description	
0	Disables A/D converter interrupt requests	(initial value)
1	Enables A/D converter interrupt requests	ï

Bit 5: Reserved bit

Bit 5 is a readable/writable reserved bit. It is initialized to 0 by a reset.

Bit 4: Timer G interrupt enable (IENTG)

Bit 4 enables or disables timer G input capture or overflow interrupt requests.

Bit 4 IENTG	Description	
0	Disables timer G interrupt requests	(initial value)
1	Enables timer G interrupt requests	ii

Bit 3: Timer FH interrupt enable (IENTFH)

Bit 3 enables or disables timer FH compare match and overflow interrupt requests.

Bit 3 IENTFH	Description	
0	Disables timer FH interrupt requests	(initial value)
1	Enables timer FH interrupt requests	

Bit 2: Timer FL interrupt enable (IENTFL)

Bit 2 enables or disables timer FL compare match and overflow interrupt requests.

Bit 2 IENTFL	Description	
0	Disables timer FL interrupt requests	(initial value)
1	Enables timer FL interrupt requests	

Bit 1: Timer C interrupt enable (IENTC)

Bit 1 enables or disables timer C overflow and underflow interrupt requests.

Bit 1 IENTC Description		
0	Disables timer C interrupt requests	(initial value)
1	Enables timer C interrupt requests	ï

Bit 0: Reserved bit

Bit 0 is reserved: it is always read as 0 and cannot be modified.

For details of SCI31 interrupt control, see 6. Serial control register 3 (SCR3) in section 10.3.2.

4. Interrupt request register 1 (IRR1)

Bit	7	6	5	4	3	2	1	0
	IRRTA	IRRS1	_	IRRI4	IRRI3	IRRI2	IRRI1	IRRI0
Initial value	0	0	1	0	0	0	0	0
Read/Write	R/(W)*	R/(W)*	—	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: * Only a write of 0 for flag clearing is possible

IRR1 is an 8-bit read/write register, in which a corresponding flag is set to 1 when a timer A, SCI1, or IRQ_4 to IRQ_0 interrupt is requested. The flags are not cleared automatically when an interrupt is accepted. It is necessary to write 0 to clear each flag.

Bit 7: Timer A interrupt request flag (IRRTA)

Bit 7 IRRTA	Description	
0	Clearing conditions: When IRRTA = 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When the timer A counter value overflows from H'FF to H'00	

Bit 6: SCI1 interrupt request flag (IRRS1)

Bit 6 IRRS1	Description
0	Clearing conditions: (initial value) When IRRS1 = 1, it is cleared by writing 0
1	Setting conditions: When SCI1 completes transfer
Note:	SCI1 is an internal function that performs interfacing to the FLEX [™] decoder incorporated in the chip.

Bit 5: Reserved bit

Bit 5 is reserved; it is always read as 1 and cannot be modified.

Bits 4 to 0: IRQ ₄ to IRQ ₆	interrupt request flags	(IRRI4 to IRRI0)
---	-------------------------	------------------

Bit n IRRIn	Description	
0	Clearing conditions: When IRRIn = 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When pin IRQn is designated for interrupt input and the designated signal edge is input	

(n = 4 to 0)

Note: IRQ₀ is an internal signal that performs interfacing to the FLEX[™] decoder incorporated in the chip.

5. Interrupt request register 2 (IRR2)

Bit	7	6	5	4	3	2	1	0
	IRRDT	IRRAD	_	IRRTG	IRRTFH	IRRTFL	IRRTC	IRREC
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/(W)*	R/W	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: * Only a write of 0 for flag clearing is possible

IRR2 is an 8-bit read/write register, in which a corresponding flag is set to 1 when a direct transfer, A/D converter, Timer G, Timer FH, Timer FC, or Timer C interrupt is requested. The flags are not cleared automatically when an interrupt is accepted. It is necessary to write 0 to clear each flag.

Bit 7: Direct transfer interrupt request flag (IRRDT)

Bit 7 IRRDT	Description	
0	Clearing conditions: When IRRDT = 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When a direct transfer is made by executing a SLEEP instruction while DTON = 1 in SYSCR2	

Bit 6: A/D converter interrupt request flag (IRRAD)

Bit 6 IRRAD	Description	
0	Clearing conditions: When IRRAD = 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When A/D conversion is completed and ADSF is cleared to 0 in ADSF	र

Bit 5: Reserved bit

Bit 5 is a readable/writable reserved bit. It is initialized to 0 by a reset.

Bit 4: Timer G interrupt request flag (IRRTG)

Bit 4 IRRTG	Description
0	Clearing conditions: (initial value) When IRRTG = 1, it is cleared by writing 0
1	Setting conditions: When the TMIG pin is designated for TMIG input and the designated signal edge is input, and when TCG overflows while OVIE is set to 1 in TMG

Bit 3: Timer FH interrupt request flag (IRRTFH)

Bit 3 IRRTFH	Description	
0	Clearing conditions: When IRRTFH = 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When TCFH and OCRFH match in 8-bit timer mode, or when TCF (T and OCRF (OCRFL, OCRFH) match in 16-bit timer mode	CFL, TCFH)

Bit 2: Timer FL interrupt request flag (IRRTFL)

Bit 2 IRRTFL	Description	
0	Clearing conditions: When IRRTFL= 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When TCFL and OCRFL match in 8-bit timer mode	

Bit 1 IRRTC	Description	
0	Clearing conditions: When IRRTC= 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When the timer C counter value overflows (from H'FF to H'00) or unde (from H'00 to H'FF)	erflows

Bit 1: Timer C interrupt request flag (IRRTC)

Bit 0: Reserved bit

Bit 0 is reserved: it is always read as 0 and cannot be modified.

Bit	7	6	5	4	3	2	1	0
	IWPF7	IWPF6	IWPF5	IWPF4	IWPF3	IWPF2	IWPF1	IWPF0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*							

6. Wakeup Interrupt Request Register (IWPR)

Note: * All bits can only be written with 0, for flag clearing.

IWPR is an 8-bit read/write register containing wakeup interrupt request flags. When one of pins \overline{WKP}_7 to \overline{WKP}_0 is designated for wakeup input and a rising or falling edge is input at that pin, the corresponding flag in IWPR is set to 1. A flag is not cleared automatically when the corresponding interrupt is accepted. Flags must be cleared by writing 0.

Bits 7 to 0: Wakeup interrupt request flags (IWPF7 to IWPF0)

Bit n IWPFn	Description	
0	Clearing conditions: When IWPFn= 1, it is cleared by writing 0	(initial value)
1	Setting conditions: When pin \overline{WKP}_n is designated for wakeup input and a rising or falli that pin	ng edge is input at

(n = 7 to 0)

7. Wakeup Edge Select Register (WEGR)

Bit	7	6	5	4	3	2	1	0
	WKEGS7	WKEGS6	WKEGS5	WKEGS4	WKEGS3	WKEGS2	WKEGS1	WKEGS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

WEGR is an 8-bit read/write register that specifies rising or falling edge sensing for pins WKPn.

WEGR is initialized to H'00 by a reset.

Bit n: $\overline{WKP}n$ edge select (WKEGSn)

Bit n selects \overline{WKP} n pin input sensing.

Bit n WKEGS	Description	
0	WKPn pin falling edge detected	(initial value)
1	WKPn pin rising edge detected	
		(n = 7 to 0)

3.3.3 External Interrupts

There are 12 external interrupts: IRQ₄ to IRQ₀ and WKP₇ to WKP₀.

1. Interrupts WKP₇ to WKP₀

Interrupts WKP₇ to WKP₀ are requested by either rising or falling edge input to pins \overline{WKP}_7 to \overline{WKP}_0 . When these pins are designated as pins \overline{WKP}_7 to \overline{WKP}_0 in port mode register 5 and a rising or falling edge is input, the corresponding bit in IWPR is set to 1, requesting an interrupt. Recognition of wakeup interrupt requests can be disabled by clearing the IENWP bit to 0 in IENR1. These interrupts can all be masked by setting the I bit to 1 in CCR.

When WKP_7 to WKP_0 interrupt exception handling is initiated, the I bit is set to 1 in CCR. Vector number 9 is assigned to interrupts WKP_7 to WKP_0 . All eight interrupt sources have the same vector number, so the interrupt-handling routine must discriminate the interrupt source.

2. Interrupts IRQ_4 to IRQ_1

Interrupts IRQ4 to IRQ₁ are requested by input signals to pins $\overline{\text{IRQ}}_4$ to $\overline{\text{IRQ}}_1$. These interrupts are detected by either rising edge sensing or falling edge sensing, depending on the settings of bits IEG₄ to IEG₁ in IEGR.

When these pins are designated as pins \overline{IRQ}_4 to \overline{IRQ}_1 in port mode register 3 and 1 and the designated edge is input, the corresponding bit in IRR1 is set to 1, requesting an interrupt. Recognition of these interrupt requests can be disabled individually by clearing bits IEN4 to IEN1 to 0 in IENR1. These interrupts can all be masked by setting the I bit to 1 in CCR.

When IRQ_4 to IRQ_1 interrupt exception handling is initiated, the I bit is set to 1 in CCR. Vector numbers 8 to 5 are assigned to interrupts IRQ_4 to IRQ_1 . The order of priority is from IRQ_1 (high) to IRQ_4 (low). Table 3-2 gives details.

3.3.4 Internal Interrupts

1. Internal interrupts

There are 23 internal interrupts that can be requested by the on-chip peripheral modules. When a peripheral module requests an interrupt, the corresponding bit in IRR1 or IRR2 is set to 1. Recognition of individual interrupt requests can be disabled by clearing the corresponding bit in IENR1 or IENR2. All these interrupts can be masked by setting the I bit to 1 in CCR. When internal interrupt handling is initiated, the I bit is set to 1 in CCR. Vector numbers from 20 to 13, 11, and 10 are assigned to these interrupts. Table 3-2 shows the order of priority of interrupts from on-chip peripheral modules.

2. IRQ₀ interrupt

The IRQ₀ interrupt is requested by the $\overline{\text{READY}}$ input signal from the FLEXTM decoder incorporated in the chip. Rising or falling edge sensing can be selected for the IRQ₀ interrupt by means of bit IEG0 in IEGR. When the designated edge is input while the IRQ₀ function is selected by bit IRQ₀ in PMR3, bit IRRI0 is set to 1 in IRR1, and an interrupt is requested. Interrupt request recognition can be disabled by clearing bit IEN0 to 0 in IENR1. In addition, all interrupts can be masked by setting the I bit to 1 in CCR. When IRQ₀ interrupt exception handling is initiated, the I bit is set to 1 in CCR. The vector number for IRQ₀ interrupt exception handling is 4. See table 3-2 for details.

3.3.5 Interrupt Operations

Interrupts are controlled by an interrupt controller. Figure 3-2 shows a block diagram of the interrupt controller. Figure 3-3 shows the flow up to interrupt acceptance.




Figure 3-2 Block Diagram of Interrupt Controller

Interrupt operation is described as follows.

- When an interrupt condition is met while the interrupt enable register bit is set to 1, an interrupt request signal is sent to the interrupt controller.
- When the interrupt controller receives an interrupt request, it sets the interrupt request flag.
- From among the interrupts with interrupt request flags set to 1, the interrupt controller selects the interrupt request with the highest priority and holds the others pending. (Refer to table 3-2 for a list of interrupt priorities.)
- The interrupt controller checks the I bit of CCR. If the I bit is 0, the selected interrupt request is accepted; if the I bit is 1, the interrupt request is held pending.

- If the interrupt is accepted, after processing of the current instruction is completed, both PC and CCR are pushed onto the stack. The state of the stack at this time is shown in figure 3-4. The PC value pushed onto the stack is the address of the first instruction to be executed upon return from interrupt handling.
- The I bit of CCR is set to 1, masking further interrupts.
- The vector address corresponding to the accepted interrupt is generated, and the interrupt handling routine located at the address indicated by the contents of the vector address is executed.

Notes:

- 1. When disabling interrupts by clearing bits in an interrupt enable register, or when clearing bits in an interrupt request register, always do so while interrupts are masked (I = 1).
- 2. If the above clear operations are performed while I = 0, and as a result a conflict arises between the clear instruction and an interrupt request, exception processing for the interrupt will be executed after the clear instruction has been executed.




Figure 3-3 Flow up to Interrupt Acceptance




Figure 3-4 Stack State after Completion of Interrupt Exception Handling

Figure 3-5 shows a typical interrupt sequence.




Figure 3-5 Interrupt Sequence

3.3.6 Interrupt Response Time

Table 3-4 shows the number of wait states after an interrupt request flag is set until the first instruction of the interrupt handler is executed.

Table 3-4 Interrupt Wait States

Item	States	Total
Waiting time for completion of executing instruction*	1 to 13	15 to 27
Saving of PC and CCR to stack	4	
Vector fetch	2	
Instruction fetch	4	
Internal processing	4	

Note: * Not including EEPMOV instruction.

3.4 Application Notes

3.4.1 Notes on Stack Area Use

When word data is accessed in the H8/3937 Series and H8/3937R Series, the least significant bit of the address is regarded as 0. Access to the stack always takes place in word size, so the stack pointer (SP: R7) should never indicate an odd address. Use PUSH Rn (MOV.W Rn, @–SP) or POP Rn (MOV.W @SP+, Rn) to save or restore register values.

Setting an odd address in SP may cause a program to crash. An example is shown in figure 3-6.




Figure 3-6 Operation when Odd Address is Set in SP

When CCR contents are saved to the stack during interrupt exception handling or restored when RTE is executed, this also takes place in word size. Both the upper and lower bytes of word data are saved to the stack; on return, the even address contents are restored to CCR while the odd address contents are ignored.

3.4.2 Notes on Rewriting Port Mode Registers

When a port mode register is rewritten to switch the functions of external interrupt pins, the following points should be observed.

When an external interrupt pin function is switched by rewriting the port mode register that controls pins \overline{IRQ}_4 to \overline{IRQ}_1 , \overline{WKP}_7 to \overline{WKP}_0 , the interrupt request flag may be set to 1 at the time the pin function is switched, even if no valid interrupt is input at the pin. Be sure to clear the interrupt request flag to 0 after switching pin functions. Similarly, when the pin function is switched by rewriting the port mode register that controls IRQ_0 , the interrupt request flag may be set to 1 at the time the pin function is switched, even if no valid interrupt is input. Therefore, be sure to clear the interrupt request flag to 0 after switching the pin function. Table 3-5 shows the conditions under which interrupt request flags are set to 1 in this way.


Interrupt Request Flags Set to 1		Conditions
IRR1	IRRI4	When PMR1 bit IRQ4 is changed from 0 to 1 while pin \overline{IRQ}_4 is low and IEGR bit IEG4 = 0.
		When PMR1 bit IRQ4 is changed from 1 to 0 while pin \overline{IRQ}_4 is low and IEGR bit IEG4 = 1.
	IRRI3	When PMR1 bit IRQ3 is changed from 0 to 1 while pin \overline{IRQ}_3 is low and IEGR bit IEG3 = 0.
		When PMR1 bit IRQ3 is changed from 1 to 0 while pin \overline{IRQ}_3 is low and IEGR bit IEG3 = 1.
	IRRI2	When PMR1 bit IRQ2 is changed from 0 to 1 while pin \overline{IRQ}_2 is low and IEGR bit IEG2 = 0.
		When PMR1 bit IRQ2 is changed from 1 to 0 while pin \overline{IRQ}_2 is low and IEGR bit IEG2 = 1.
	IRRI1	When PMR1 bit IRQ1 is changed from 0 to 1 while pin \overline{IRQ}_1 is low and IEGR bit IEG1 = 0.
		When PMR1 bit IRQ1 is changed from 1 to 0 while pin \overline{IRQ}_1 is low and IEGR bit IEG1 = 1.
	IRRI0	When PMR3 bit IRQ0 is changed from 0 to 1 while \overline{IRQ}_0 is low and IEGR bit IEG0 = 0.
		When PMR3 bit IRQ0 is changed from 1 to 0 while \overline{IRQ}_0 is low and IEGR bit IEG0 = 1.
IWPR	IWPF7	When PMR5 bit WKP7 is changed from 0 to 1 while pin \overline{WKP}_7 is low.
	IWPF6	When PMR5 bit WKP6 is changed from 0 to 1 while pin $\overline{\text{WKP}}_{6}$ is low.
	IWPF5	When PMR5 bit WKP5 is changed from 0 to 1 while pin $\overline{\text{WKP}}_{5}$ is low.
	IWPF4	When PMR5 bit WKP4 is changed from 0 to 1 while pin $\overline{\text{WKP}}_4$ is low.
	IWPF3	When PMR5 bit WKP3 is changed from 0 to 1 while pin $\overline{\text{WKP}}_3$ is low.
	IWPF2	When PMR5 bit WKP2 is changed from 0 to 1 while pin $\overline{\text{WKP}}_2$ is low.
	IWPF1	When PMR5 bit WKP1 is changed from 0 to 1 while pin $\overline{\text{WKP}}_1$ is low.
	IWPF0	When PMR5 bit WKP0 is changed from 0 to 1 while pin $\overline{\text{WKP}}_0$ is low.


Table 3-5 Conditions under which Interrupt Request Flag is Set to 1

Figure 3-7 shows the procedure for setting a bit in a port mode register and clearing the interrupt request flag.

When switching a pin function, mask the interrupt before setting the bit in the port mode register. After accessing the port mode register, execute at least one instruction (e.g., NOP), then clear the interrupt request flag from 1 to 0. If the instruction to clear the flag is executed immediately after the port mode register access without executing an intervening instruction, the flag will not be cleared.

An alternative method is to avoid the setting of interrupt request flags when pin functions are switched by keeping the pins at the high level so that the conditions in table 3-5 do not occur.





3.4.3 Notes on Interrupt Request Flag Clearing Methods

Either of the following methods should be used for flag clearing in the interrupt request registers (IRR1, IRR2, IWPR).

Method 1

Clear the interrupt request flag with a BCLR instruction. (Recommended method)

Sample coding for clearing IRRI1 (bit 1 of IRR1):

BCLR #1,@IRR1:8

Method 2

Write data to the interrupt request register with 0 for the relevant interrupt request flag and 1s for the other flags. (Faster execution than Method 1)

Sample coding for clearing IRRI1 (bit 1 of IRR1):

MOV.B #B'11111101,R1L

MOV.B R1L,@IRR1:8

Section 4 Clock Pulse Generators

4.1 Overview

Clock oscillator circuitry (CPG: clock pulse generator) is provided on-chip, including both a system clock pulse generator and a subclock pulse generator. The system clock pulse generator consists of a system clock oscillator and system clock dividers. The subclock pulse generator consists of a subclock oscillator circuit and a subclock divider.

4.1.1 Block Diagram

Figure 4-1 shows a block diagram of the clock pulse generators.




Figure 4-1 Block Diagram of Clock Pulse Generators

4.1.2 System Clock and Subclock

The basic clock signals that drive the CPU and on-chip peripheral modules are ϕ and ϕ_{SUB} . Five of the clock signals have names: ϕ is the system clock, ϕ_{SUB} is the subclock, ϕ_{OSC} is the oscillator clock, ϕ_w is the watch clock, and ϕ_{DEC} is the decoder clock.

The clock signals available for use by peripheral modules are $\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, $\phi/32$, $\phi/64$, $\phi/128$, $\phi/256$, $\phi/512$, $\phi/1024$, $\phi/2048$, $\phi/4096$, $\phi/8192$, $\phi_W/2$, $\phi_W/4$, $\phi_W/8$, $\phi_W/16$, $\phi_W/32$, $\phi_W/64$, $\phi_W/128$, and ϕ_{DEC} . The clock requirements differ from one module to another.

4.2 System Clock Generator

Clock pulses can be supplied to the system clock divider either by connecting a crystal or ceramic oscillator, or by providing external clock input.

1. Connecting a crystal oscillator

Figure 4-2 shows a typical method of connecting a crystal oscillator.




Figure 4-2 Typical Connection to Crystal Oscillator

Figure 4-3 shows the equivalent circuit of a crystal oscillator. An oscillator having the characteristics given in table 4-1 should be used.





Figure 4-3 Equivalent Circuit of Crystal Oscillator

Table 4-1 Crystal Oscillator Parameters

Frequency	4.193 MHz
R _s (max)	100 Ω
C ₀ (max)	16 pF

2. Connecting a ceramic oscillator

Figure 4-4 shows a typical method of connecting a ceramic oscillator.





3. Notes on board design

When generating clock pulses by connecting a crystal or ceramic oscillator, pay careful attention to the following points.

Avoid running signal lines close to the oscillator circuit, since the oscillator may be adversely affected by induction currents. (See figure 4-5.)

The board should be designed so that the oscillator and load capacitors are located as close as possible to pins OSC_1 and OSC_2 .




Figure 4-5 Board Design of Oscillator Circuit

4. External clock input method

Connect an external clock signal to pin OSC_1 , and leave pin OSC_2 open. Figure 4-6 shows a typical connection.




Figure 4-6 External Clock Input (Example)

Frequency	Oscillator Clock (ø _{osc})
Duty cycle	45% to 55%

Caution

When a crystal or ceramic oscillator element is connected, circuit constants will differ according to the oscillator element, installation circuit stray capacitance, and so forth, and so should be determined in consultation with the crystal or ceramic oscillator element manufacturer.

4.3 Subclock Generator

1. Connecting a 76.8-kHz/160-kHz crystal oscillator

Clock pulses can be supplied to the subclock divider by connecting a 76.8-kHz/160-kHz crystal oscillator, as shown in figure 4-7. Follow the same precautions as noted under 3. notes on board design for the system clock in 4.2.




Figure 4-7 Typical Connection to 76.8-kHz/160-kHz Crystal Oscillator (Subclock)

Figure 4-8 shows the equivalent circuit of the 76.8-kHz/160-kHz crystal oscillator.




Figure 4-8 Equivalent Circuit of 76.8-kHz/160-kHz Crystal Oscillator

2. Pin connection when not using subclock

When the subclock is not used, connect pin DX_1 to GND and leave pin DX_2 open, as shown in figure 4-9.




Figure 4-9 Pin Connection when not Using Subclock

3. External clock input

Connect the external clock to the DX_1 pin and leave the DX_2 pin open, as shown in figure 4-10.




Figure 4-10 Pin Connection when Inputting External Clock

Frequency	Subclock (øw)
Duty	45% to 55%

4.4 Prescalers

The H8/3937 Series and 3937R Series are equipped with two on-chip prescalers having different input clocks (prescaler S and prescaler W). Prescaler S is a 13-bit counter using the system clock (ϕ) as its input clock. Its prescaled outputs provide internal clock signals for on-chip peripheral modules. Prescaler W is a 5-bit counter using a 38.4 kHz or 80 kHz signal, obtained by dividing a 76.8 kHz or 160 kHz signal by 2, further divided by 4 (ϕ_w /4) as its input clock. Its prescaled outputs are used for timer A time-base operations.

1. Prescaler S (PSS)

Prescaler S is a 13-bit counter using the system clock (ϕ) as its input clock. It is incremented once per clock period.

Prescaler S is initialized to H'0000 by a reset, and starts counting on exit from the reset state.

In standby mode, watch mode, subactive mode, and subsleep mode, the system clock pulse generator stops. Prescaler S also stops and is initialized to H'0000.

The CPU cannot read or write prescaler S.

The output from prescaler S is shared by timer A, timer C, timer F, timer G, SCI1, SCI31, SC32, the A/D converter, and the watchdog timer. The divider ratio can be set separately for each onchip peripheral function.

In active (medium-speed) mode the clock input to prescaler S is ϕ osc/16, ϕ osc/32, ϕ osc/64, or ϕ osc/128.

2. Prescaler W (PSW)

Prescaler W is a 5-bit counter using a 38.4 kHz or 80 kHz signal, obtained by dividing a 76.8 kHz or 160 kHz signal by 2, further divided by 4 ($\phi_w/4$) as its input clock.

Prescaler W is initialized to H'00 by a reset, and starts counting on exit from the reset state.

Even in standby mode, watch mode, subactive mode, or subsleep mode, prescaler W continues functioning so long as clock signals are supplied to pins DX1 and DX2.

Prescaler W can be reset by setting 1 in bits TMA3 and TMA2 of timer mode register A (TMA).

Output from prescaler W can be used to drive timer A, in which case timer A functions as a time base.

4.5 Note on Oscillators

Oscillator characteristics are closely related to board design and should be carefully evaluated by the user in mask ROM and ZTATTM versions, referring to the examples shown in this section. Oscillator circuit constants will differ depending on the oscillator element, stray capacitance in its interconnecting circuit, and other factors. Suitable constants should be determined in consultation with the oscillator element manufacturer. Design the circuit so that the oscillator element never receives voltages exceeding its maximum rating.

4.5.1 Definition of Oscillation Settling Standby Time

Figure 4-11 shows the oscillation waveform (OSC2), system clock (Ø), and microcomputer operating mode when a transition is made from standby mode, watch mode, or subactive mode, to active (high-speed/medium-speed) mode, with an oscillator element connected to the system clock oscillator.

As shown in figure 4-11, as the system clock oscillator is halted in standby mode, watch mode, and subactive mode, when a transition is made to active (high-speed/medium-speed) mode, the sum of the following two times (oscillation settling time and standby time) is required.

1. Oscillation settling time (t_{rc})

The time from the point at which the system clock oscillator oscillation waveform starts to change when an interrupt is generated, until the amplitude of the oscillation waveform increases and the oscillation frequency stabilizes.

2. Standby time

The time required for the CPU and peripheral functions to begin operating after the oscillation waveform frequency and system clock have stabilized.

The standby time setting is selected with standby timer select bits 2 to 0 (STS2 to STS0) (bits 6 to 4 in system control register 1 (SYSCR1)).




Figure 4-11 Oscillation Settling Standby Time

When standby mode, watch mode, or subactive mode is cleared by an interrupt or reset, and a transition is made to active (high-speed/medium-speed) mode, the oscillation waveform begins to change at the point at which the interrupt is accepted. Therefore, when an oscillator element is connected in standby mode, watch mode, or subactive mode, since the system clock oscillator is halted, the time from the point at which this oscillation waveform starts to change until the amplitude of the oscillation waveform increases and the oscillation frequency stabilizes—that is, the oscillation settling time—is required.

The oscillation settling time in the case of these state transitions is the same as the oscillation settling time at power-on (the time from the point at which the power supply voltage reaches the prescribed level until the oscillation stabilizes), specified by "oscillation settling time t_{rc} " in the AC characteristics.

Meanwhile, once the system clock has halted, a standby time of at least 8 states is necessary in order for the CPU and peripheral functions to operate normally.

Thus, the time required from interrupt generation until operation of the CPU and peripheral functions is the sum of the above described oscillation settling time and standby time. This total time is called the oscillation settling standby time, and is expressed by equation (1) below.

Oscillation settling standby time = oscillation settling time + standby time

 $= t_{rc} + (8 \text{ to } 16,384 \text{ states})$ (1)

Therefore, when a transition is made from standby mode, watch mode, or subactive mode, to active (high-speed/medium-speed) mode, with an oscillator element connected to the system clock oscillator, careful evaluation must be carried out on the installation circuit before deciding on the oscillation settling standby time. In particular, since the oscillation settling time is affected by installation circuit constants, stray capacitance, and so forth, suitable constants should be determined in consultation with the oscillator element manufacturer.

4.5.2 Notes on Use of Crystal Oscillator Element (Excluding Ceramic Oscillator Element)

When a microcomputer operates, the internal power supply potential fluctuates slightly in synchronization with the system clock. Depending on the individual crystal oscillator element characteristics, the oscillation waveform amplitude may not be sufficiently large immediately after the oscillation settling standby time, making the oscillation waveform susceptible to influence by fluctuations in the power supply potential. In this state, the oscillation waveform may be disrupted, leading to an unstable system clock and erroneous operation of the microcomputer.

If erroneous operation occurs, change the setting of standby timer select bits 2 to 0 (STS2 to STS0) (bits 6 to 4 in system control register 1 (SYSCR1)) to give a longer standby time.

For example, if erroneous operation occurs with a standby time setting of 16 states, check the operation with a standby time setting of 1,024 states or more.

If the same kind of erroneous operation occurs after a reset as after a state transition, hold the $\overline{\text{RES}}$ pin low for a longer period.

Section 5 Power-Down Modes

5.1 Overview


The H8/3937 Series and H8/3937R Series have nine modes of operation after a reset. These include eight power-down modes, in which power dissipation is significantly reduced. Table 5-1 gives a summary of the eight operating modes.

Table 5-1Operating Modes

Operating Mode	Description
Active (high-speed) mode	The CPU and all on-chip peripheral functions are operable on the system clock in high-speed operation. The FLEX [™] decoder is independently operable on the subclock.
Active (medium-speed) mode	The CPU and all on-chip peripheral functions are operable on the system clock in low-speed operation. The FLEX [™] decoder is independently operable on the subclock.
Subactive mode	The CPU is operable on the subclock in low-speed operation. The FLEX [™] decoder is independently operable on the subclock.
Sleep (high-speed) mode	The CPU halts. On-chip peripheral functions are operable on the system clock. The FLEX [™] decoder is independently operable on the subclock.
Sleep (medium-speed) mode	The CPU halts. On-chip peripheral functions operate at a frequency of 1/64, 1/32, 1/16, or 1/8 of the system clock frequency. The FLEX [™] decoder is independently operable on the subclock.
Subsleep mode	The CPU halts. Timer A, timer C, timer G, timer F, the WDT, SCI1, SCI31, SCI32, and the FLEX [™] decoder are operable on the subclock.
Watch mode	The timer A time-base function, timer F, timer G, and the FLEX [™] decoder are operable on the subclock.
Standby mode	The CPU and all on-chip peripheral functions halt. The FLEX [™] decoder is independently operable on the subclock.
Module standby mode	Individual on-chip peripheral functions specified by software enter standby mode and halt.

Of these nine operating modes, all but the active (high-speed) mode are power-down modes. In this section the two active modes (high-speed and medium speed) will be referred to collectively as active mode.

Figure 5-1 shows the transitions among these operation modes. Table 5-2 indicates the internal states in each mode.



2. Details on the mode transition conditions are given in the explanations of each mode, in sections 5-2 through 5-8.

Figure 5-1 Mode Transition Diagram

		Active Mod	de	Sleep Mod	e	_			
Function		High- Speed	Medium- Speed	High- Speed	Medium- Speed	Watch Mode	Subactive Mode	Subsleep Mode	Standby Mode
System clo	ck oscillator	Functions	Functions	Functions	Functions	Halted	Halted	Halted	Halted
Subclock o	scillator	Functions	Functions	Functions	Functions	Functions	Functions	Functions	Functions
CPU	Instructions	Functions	Functions	Halted	Halted	Halted	Functions	Halted	Halted
operations	RAM	-		Retained	Retained	Retained	-	Retained	Retained
	Registers								
	I/O ports	-							Retained*1
IRQ₀ interrupt	IRQ_0	Functions	Functions	Functions	Functions	Functions	Functions	Functions	Functions
External	IRQ,	Functions	Functions	Functions	Functions	Retained* ⁵	Functions	Functions	Functions
interrupts	IRQ ₂	_							Retained*5
	IRQ ₃	_							
	IRQ₄	_							
	WKP ₀	Functions	Functions	Functions	Functions	Functions	Functions	Functions	Functions
	WKP ₁								
	WKP ₂	_							
	WKP ₃	_							
	WKP ₄	_							
	WKP₅	_							
	WKP ₆	_							
	WKP ₇								
Peripheral	Timer A	Functions	Functions	Functions	Functions	Functions*4	Functions*4	Functions*4	Retained
functions	Timer C					Retained	Functions/ Retained* ²	Functions/ Retained* ²	Retained
	WDT						Functions/ Retained* ⁷	Retained	
	Timer G, Timer F	_				Functions/ Retained*6	Functions/ Retained* ²	Functions/ Retained* ²	_
	SCI1	_				Retained	Functions/ Retained* ²	Functions/ Retained* ²	Retained
	SCI31, SCI32	-				Reset	Functions/ Retained*3	Functions/ Retained*3	Reset
	A/D converter	_				Retained	Retained	Retained	Retained
	FLEX™ decoder	_				Functions	Functions	Functions	Functions

Table 5-2 Internal State in Each Operating Mode

Notes: 1. Register contents are retained, but output is high-impedance state.

2. Functions if an external clock or the $\omega_w/4$ internal clock is selected; otherwise halted and retained.

3. Functions if $\phi_w/2$ is selected as the internal clock; otherwise halted and retained.

4. Functions if the time-base function is selected.

5. External interrupt requests are ignored. Interrupt request register contents are not altered.

6. Functions if $\phi_w/4$ is selected as the external or internal clock; otherwise halted and retained.

7. Functions if $\phi_w/32$ is selected as the internal clock; otherwise halted and retained.

5.1.1 System Control Registers

The operation mode is selected using the system control registers described in table 5-3.

Table 5-3 System Control Registers

Name	Abbreviation	R/W	Initial Value	Address
System control register 1	SYSCR1	R/W	H'07	H'FFF0
System control register 2	SYSCR2	R/W	H'F0	H'FFF1

1. System control register 1 (SYSCR1)

Bit	7	6	5	4	3	2	1	0
	SSBY	STS2	STS1	STS0	LSON	—	MA1	MA0
Initial value	0	0	0	0	0	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	_	R/W	R/W

SYSCR1 is an 8-bit read/write register for control of the power-down modes.

Upon reset, SYSCR1 is initialized to H'07.

Bit 7: Software standby (SSBY)

This bit designates transition to standby mode or watch mode.

Bit 7 SSBY	Description
0	 When a SLEEP instruction is executed in active mode, a transition (initial value) is made to sleep mode
	• When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode
1	When a SLEEP instruction is executed in active mode, a transition is made to standby mode or watch mode
	 When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode

Bits 6 to 4: Standby timer select 2 to 0 (STS2 to STS0)

These bits designate the time the CPU and peripheral modules wait for stable clock operation after exiting from standby mode or watch mode to active mode due to an interrupt. The designation should be made according to the operating frequency so that the waiting time is at least equal to the oscillation settling time.

Bit 6 STS2	Bit 5 STS1	Bit 4 STS0	Description	
0	0	0	Wait time = 8,192 states	(initial value)
0	0	1	Wait time = 16,384 states	
0	1	0	Wait time = 1,024 states	
0	1	1	Wait time = 2,048 states	
1	0	0	Wait time = 4,096 states	
1	0	1	Wait time = 2 states	(External clock input mode)
1	1	0	Wait time = 8 states	
1	1	1	Wait time = 16 states	

Note: When inputting the external clock, set the standby timer select to the external clock input mode. Also, when not using the external clock, do not set the standby timer select to the external clock input mode.

Bit 3: Low speed on flag (LSON)

This bit chooses the system clock (\emptyset) or subclock (\emptyset_{SUB}) as the CPU operating clock when watch mode is cleared. The resulting operation mode depends on the combination of other control bits and interrupt input.

Bit 3 LSON	Description	
0	The CPU operates on the system clock (Ø)	(initial value)
1	The CPU operates on the subclock $(ø_{SUB})$	

Bit 2: Reserved bit

Bit 2 is reserved: it is always read as 1 and cannot be modified.

Bits 1 and 0: Active (medium-speed) mode clock select (MA1, MA0)

Bits 1 and 0 choose $\phi_{OSC}/128$, $\phi_{OSC}/64$, $\phi_{OSC}/32$, or $\phi_{OSC}/16$ as the operating clock in active (medium-speed) mode and sleep (medium-speed) mode. MA1 and MA0 should be written in active (high-speed) mode or subactive mode.

Bit 1 MA1	Bit 0 MA0	Description	
0	0	ø _{osc} /16	
0	1	ø _{osc} /32	
1	0	ø _{osc} /64	
1	1	ø _{osc} /128	(initial value)

2. System control register 2 (SYSCR2)

Bit	7	6	5	4	3	2	1	0
	_	—	—	NESEL	DTON	MSON	SA1	SA0
Initial value	1	1	1	1	0	0	0	0
Read/Write	—	—	—	R/W	R/W	R/W	R/W	R/W

SYSCR2 is an 8-bit read/write register for power-down mode control.

Bits 7 to 5: Reserved bits

These bits are reserved; they are always read as 1, and cannot be modified.

Bit 4: Noise elimination sampling frequency select (NESEL)

This bit selects the frequency at which the watch clock signal (ϕ_W) generated by the subclock pulse generator is sampled, in relation to the oscillator clock (ϕ_{OSC}) generated by the system clock pulse generator. When $\phi_{OSC} = 6$ to 10 MHz, clear NESEL to 0.

Bit 4 NESEL	Description	
0	Sampling rate is ø _{osc} /16	
1	Sampling rate is ø _{osc} /4	(initial value)

Bit 3: Direct transfer on flag (DTON)

This bit designates whether or not to make direct transitions among active (high-speed), active (medium-speed) and subactive mode when a SLEEP instruction is executed. The mode to which the transition is made after the SLEEP instruction is executed depends on a combination of this and other control bits.

Bit 3 DTON	Description
0	 When a SLEEP instruction is executed in active mode, a transition (initial value) is made to standby mode, watch mode, or sleep mode
	When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode or subsleep mode
1	 When a SLEEP instruction is executed in active (high-speed) mode, a direct transition is made to active (medium-speed) mode if SSBY = 0, MSON = 1, and LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 1
	 When a SLEEP instruction is executed in active (medium-speed) mode, a direct transition is made to active (high-speed) mode if SSBY = 0, MSON = 0, and LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 1
	 When a SLEEP instruction is executed in subactive mode, a direct transition is made to active (high-speed) mode if SSBY = 1, TMA3 = 1, LSON = 0, and MSON = 0, or to active (medium-speed) mode if SSBY = 1, TMA3 = 1, LSON = 0, and MSON = 1

Bit 2: Medium speed on flag (MSON)

After standby, watch, or sleep mode is cleared, this bit selects active (high-speed) or active (medium-speed) mode.

Bit 2 MSON	Description	
0	Operation in active (high-speed) mode	(initial value)
1	Operation in active (medium-speed) mode	

Bits 1 and 0: Subactive mode clock select (SA1, SA0)

These bits select the CPU clock rate ($\phi_W/2$, $\phi_W/4$, or $\phi_W/8$) in subactive mode. SA1 and SA0 cannot be modified in subactive mode.

Bit 1 SA1	Bit 0 SA0	Description	
0	0	ø _w /8	(initial value)
0	1	ø _w /4	
1	*	ø _w /2	

*: Don't care

5.2 Sleep Mode

5.2.1 Transition to Sleep Mode

1. Transition to sleep (high-speed) mode

The system goes from active mode to sleep (high-speed) mode when a SLEEP instruction is executed while the SSBY and LSON bits in SYSCR1 are cleared to 0 and the MSON and DTON bits in SYSCR2 are also cleared to 0. In sleep mode CPU operation is halted but the on-chip peripheral functions. CPU register contents are retained.

2. Transition to sleep (medium-speed) mode

The system goes from active mode to sleep (medium-speed) mode when a SLEEP instruction is executed while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is set to 1, and the DTON bit in SYSCR2 is cleared to 0. In sleep (medium-speed) mode, as in sleep (high-speed) mode, CPU operation is halted but the on-chip peripheral functions are operational. The clock frequency in sleep (medium-speed) mode is determined by the MA1 and MA0 bits in SYSCR1. CPU register contents are retained.

The CPU may operate at a 1/2 state faster timing at transition to sleep (medium-speed) mode.

5.2.2 Clearing Sleep Mode

Sleep mode is cleared by any interrupt (timer A, timer C, timer F, timer G, asynchronous counter, IRQ_4 to IRQ_0 , WKP_7 to WKP_0 , SCI1, SCI31, SCI32, or A/D converter), or by input at the \overline{RES} pin.

• Clearing by interrupt

When an interrupt is requested, sleep mode is cleared and interrupt exception handling starts. A transition is made from sleep (high-speed) mode to active (high-speed) mode, or from sleep (medium-speed) mode to active (medium-speed) mode. Sleep mode is not cleared if the I bit of the condition code register (CCR) is set to 1 or the particular interrupt is disabled in the interrupt enable register.

To synchronize the interrupt request signal with the system clock, up to $2/\phi$ (s) delay may occur after the interrupt request signal occurrence, before the interrupt exception handling start.

• Clearing by RES input

When the $\overline{\text{RES}}$ pin goes low, the CPU goes into the reset state and sleep mode is cleared.

5.2.3 Clock Frequency in Sleep (Medium-Speed) Mode

Operation in sleep (medium-speed) mode is clocked at the frequency designated by the MA1 and MA0 bits in SYSCR1.

5.3 Standby Mode

5.3.1 Transition to Standby Mode

The system goes from active mode to standby mode when a SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, and bit TMA3 in TMA is cleared to 0. In standby mode the clock supply from the clock pulse generator is halted, so the CPU and peripheral modules other than the FLEXTM decoder stop functioning, but as long as the specified voltage is supplied, the contents of CPU registers, on-chip RAM, and some on-chip peripheral module registers are retained. On-chip RAM contents will be further retained down to a minimum RAM data retention voltage. The I/O ports go to the high-impedance state.

5.3.2 Clearing Standby Mode

Standby mode is cleared by an interrupt (IRQ₁ or IRQ₀), WKP₇ to WKP₀ or by input at the $\overline{\text{RES}}$ pin.

• Clearing by interrupt

When an interrupt is requested, the system clock pulse generator starts. After the time set in bits STS2 to STS0 in SYSCR1 has elapsed, a stable system clock signal is supplied to the entire chip, standby mode is cleared, and interrupt exception handling starts. Operation resumes in active (high-speed) mode if MSON = 0 in SYSCR2, or active (medium-speed) mode if MSON = 1. Standby mode is not cleared if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register.

• Clearing by RES input

When the $\overline{\text{RES}}$ pin goes low, the system clock pulse generator starts. After the pulse generator output has stabilized, if the $\overline{\text{RES}}$ pin is driven high, the CPU starts reset exception handling. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the $\overline{\text{RES}}$ pin should be kept at the low level until the pulse generator output stabilizes.

5.3.3 Oscillator Settling Time after Standby Mode is Cleared

Bits STS2 to STS0 in SYSCR1 should be set as follows.

• When a crystal oscillator is used

The table below gives settings for various operating frequencies. Set bits STS2 to STS0 for a waiting time at least as long as the oscillation settling time.

STS2	STS1	STS0	Waiting Time	5 MHz	2 MHz	1 MHz
0	0	0	8,192 states	1.6384	4.096	8.192
0	0	1	16,384 states	3.2768	8.192	16.384
0	1	0	1,024 states	0.2048	0.512	1.024
0	1	1	2,048 states	0.4096	1.024	2.048
1	0	0	4,096 states	0.8192	2.048	4.096
1	0	1	2 states (not available)	0.0004	0.001	0.002
1	1	0	8 states	0.0016	0.004	0.008
1	1	1	16 states	0.0032	0.008	0.016

 Table 5-4
 Clock Frequency and Settling Time (times are in ms)

• When an external clock is used

STS2 = 1, STS1 = 0 and STS0 = 1 are recommended. Other values can be set, but with other settings, operation may start before the standby time is over.

5.3.4 Standby Mode Transition and Pin States

When a SLEEP instruction is executed in active (high-speed) mode or active (medium-speed) mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, and bit TMA3 is cleared to 0 in TMA, a transition is made to standby mode. At the same time, pins go to the high-impedance state (except pins for which the pull-up MOS is designated as on). Figure 5-2 shows the timing in this case.




Figure 5-2 Standby Mode Transition and Pin States

5.3.5 Notes on External Input Signal Changes before/after Standby Mode

- 1. When external input signal changes before/after standby mode or watch mode When an external input signal such as \overline{IRQ} or \overline{WKP} is input, both the high- and low-level widths of the signal must be at least two cycles of system clock \emptyset or subclock \emptyset_{SUB} (referred to together in this section as the internal clock). As the internal clock stops in standby mode and watch mode, the width of external input signals requires careful attention when a transition is made via these operating modes.
- 2. When external input signals cannot be captured because internal clock stops The case of falling edge capture is illustrated in figure 5-3

As shown in the case marked "Capture not possible," when an external input signal falls immediately after a transition to active (high-speed or medium-speed) mode or subactive mode, after oscillation is started by an interrupt via a different signal, the external input signal cannot be captured if the high-level width at that point is less than 2 t_{eve} or 2 t_{subeve}.

3. Recommended timing of external input signals

To ensure dependable capture of an external input signal, high- and low-level signal widths of at least 2 t_{cyc} or 2 t_{subcyc} are necessary before a transition is made to standby mode or watch mode, as shown in "Capture possible: case 1."

External input signal capture is also possible with the timing shown in "Capture possible: case 2" and "Capture possible: case 3," in which a 2 t_{evc} or 2 t_{subcvc} level width is secured.




Figure 5-3 External Input Signal Capture when Signal Changes before/after Standby Mode or Watch Mode

4. Input pins to which these notes apply: \overline{IRQ}_4 to \overline{IRQ}_1 , \overline{WKP}_7 to \overline{WKP}_0 , \overline{ADTRG} , TMIC, TMIF, TMIG

5.4 Watch Mode

5.4.1 Transition to Watch Mode

The system goes from active or subactive mode to watch mode when a SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1 and bit TMA3 in TMA is set to 1.

In watch mode, operation of on-chip peripheral modules is halted except for timer A, timer F, timer G, and the FLEXTM decoder. As long as a minimum required voltage is applied, the contents of CPU registers, the on-chip RAM and some registers of the on-chip peripheral modules, are retained. I/O ports keep the same states as before the transition.

5.4.2 Clearing Watch Mode

Watch mode is cleared by an interrupt (timer A, timer F, timer G, IRQ_0 , or WKP_7 to WKP_0) or by input at the \overline{RES} pin.

• Clearing by interrupt

When watch mode is cleared by interrupt, the mode to which a transition is made depends on the settings of LSON in SYSCR1 and MSON in SYSCR2. If both LSON and MSON are cleared to 0, transition is to active (high-speed) mode; if LSON = 0 and MSON = 1, transition is to active (medium-speed) mode; if LSON = 1, transition is to subactive mode. When the transition is to active mode, after the time set in SYSCR1 bits STS2 to STS0 has elapsed, a stable clock signal is supplied to the entire chip, watch mode is cleared, and interrupt exception handling starts. Watch mode is not cleared if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register.

• Clearing by RES input

Clearing by $\overline{\text{RES}}$ pin is the same as for standby mode; see 2. Clearing by $\overline{\text{RES}}$ pin in 5.3.2, Clearing Standby Mode.

5.4.3 Oscillator Settling Time after Watch Mode is Cleared

The waiting time is the same as for standby mode; see 5.3.3, Oscillator Settling Time after Standby Mode is Cleared.

5.4.4 Notes on External Input Signal Changes before/after Watch Mode

See 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.

5.5 Subsleep Mode

5.5.1 Transition to Subsleep Mode

The system goes from subactive mode to subsleep mode when a SLEEP instruction is executed while the SSBY bit in SYSCR1 is cleared to 0, LSON bit in SYSCR1 is set to 1, and TMA3 bit in TMA is set to 1. In subsleep mode, operation of on-chip peripheral modules other than the A/D converter and WDT is halted. As long as a minimum required voltage is applied, the contents of CPU registers, the on-chip RAM and some registers of the on-chip peripheral modules are retained. I/O ports keep the same states as before the transition.

5.5.2 Clearing Subsleep Mode

Subsleep mode is cleared by an interrupt (timer A, timer C, timer F, timer G, SCI1, SCI32, SCI31, IRQ_4 to IRQ_0 , WKP_7 to WKP_0) or by a low input at the \overline{RES} pin.

• Clearing by interrupt

When an interrupt is requested, subsleep mode is cleared and interrupt exception handling starts. Subsleep mode is not cleared if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register.

To synchronize the interrupt request signal with the subclock, up to $2/\phi_{SUB}$ (s) delay may occur after the interrupt request signal occurrence, before the interrupt exception handling start.

• Clearing by RES input

Clearing by $\overline{\text{RES}}$ pin is the same as for standby mode; see 2. Clearing by $\overline{\text{RES}}$ pin in 5.3.2, Clearing Standby Mode.

5.6 Subactive Mode

5.6.1 Transition to Subactive Mode

Subactive mode is entered from watch mode if a timer A, timer F, timer G, IRQ_0 , or WKP_7 to WKP0 interrupt is requested while the LSON bit in SYSCR1 is set to 1. From subsleep mode, subactive mode is entered if a timer A, timer C, timer F, timer G, SCI1, SCI31, SCI32, IRQ_4 to IRQ_0 , or WKP_7 to WKP_0 interrupt is requested. A transition to subactive mode does not take place if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register.

5.6.2 Clearing Subactive Mode

Subactive mode is cleared by a SLEEP instruction or by a low input at the $\overline{\text{RES}}$ pin.

• Clearing by SLEEP instruction

If a SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1 and TMA3 bit in TMA is set to 1, subactive mode is cleared and watch mode is entered. If a SLEEP instruction is executed while SSBY = 0 and LSON = 1 in SYSCR1 and TMA3 = 1 in TMA, subsleep mode is entered. Direct transfer to active mode is also possible; see 5.8, Direct Transfer, below.

• Clearing by **RES** pin

Clearing by $\overline{\text{RES}}$ pin is the same as for standby mode; see 2. Clearing by $\overline{\text{RES}}$ pin in 5.3.2, Clearing Standby Mode.

5.6.3 Operating Frequency in Subactive Mode

The operating frequency in subactive mode is set in bits SA1 and SA0 in SYSCR2. The choices are $\phi_W/2$, $\phi_W/4$, and $\phi_W/8$.

5.7 Active (Medium-Speed) Mode

5.7.1 Transition to Active (Medium-Speed) Mode

If the $\overline{\text{RES}}$ pin is driven low, active (medium-speed) mode is entered. If the LSON bit in SYSCR2 is set to 1 while the LSON bit in SYSCR1 is cleared to 0, a transition to active (medium-speed) mode results from IRQ₀, IRQ₁ or WKP₇ to WKP₀ interrupts in standby mode, timer A, timer F, timer G, IRQ₀ or WKP₇ to WKP₀ interrupts in watch mode, or any interrupt in sleep mode. A transition to active (medium-speed) mode does not take place if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register.

The CPU may operate at a 1/2 state faster timing at transition to active (medium-speed) mode.

5.7.2 Clearing Active (Medium-Speed) Mode

Active (medium-speed) mode is cleared by a SLEEP instruction.

• Clearing by SLEEP instruction

A transition to standby mode takes place if the SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, and the TMA3 bit in TMA is cleared to 0. The system goes to watch mode if the SSBY bit in SYSCR1 is set to 1 and bit TMA3 in TMA is set to 1 when a SLEEP instruction is executed.

When both SSBY and LSON are cleared to 0 in SYSCR1 and a SLEEP instruction is executed, sleep mode is entered. Direct transfer to active (high-speed) mode or to subactive mode is also possible. See 5.8, Direct Transfer, below for details.

• Clearing by RES pin

When the $\overline{\text{RES}}$ pin is driven low, a transition is made to the reset state and active (medium-speed) mode is cleared.

5.7.3 Operating Frequency in Active (Medium-Speed) Mode

Operation in active (medium-speed) mode is clocked at the frequency designated by the MA1 and MA0 bits in SYSCR1.

5.8 Direct Transfer

5.8.1 Overview of Direct Transfer

The CPU can execute programs in three modes: active (high-speed) mode, active (medium-speed) mode, and subactive mode. A direct transfer is a transition among these three modes without the stopping of program execution. A direct transfer can be made by executing a SLEEP instruction while the DTON bit in SYSCR2 is set to 1. After the mode transition, direct transfer interrupt exception handling starts.

If the direct transfer interrupt is disabled in interrupt enable register 2, a transition is made instead to sleep mode or watch mode. Note that if a direct transition is attempted while the I bit in CCR is set to 1, sleep mode or watch mode will be entered, and it will be impossible to clear the resulting mode by means of an interrupt.

• Direct transfer from active (high-speed) mode to active (medium-speed) mode

When a SLEEP instruction is executed in active (high-speed) mode while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is set to 1, and the DTON bit in SYSCR2 is set to 1, a transition is made to active (medium-speed) mode via medium-speed sleep mode.

• Direct transfer from active (medium-speed) mode to active (high-speed) mode

When a SLEEP instruction is executed in active (medium-speed) mode while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is cleared to 0, and the DTON bit in SYSCR2 is set to 1, a transition is made to active (high-speed) mode via high-speed sleep mode.

• Direct transfer from active (high-speed) mode to subactive mode

When a SLEEP instruction is executed in active (high-speed) mode while the SSBY and LSON bits in SYSCR1 are set to 1, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made to subactive mode via watch mode.

• Direct transfer from subactive mode to active (high-speed) mode

When a SLEEP instruction is executed in subactive mode while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, the MSON bit in SYSCR2 is cleared to 0, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made directly to active (high-speed) mode via watch mode after the waiting time set in SYSCR1 bits STS2 to STS0 has elapsed.

• Direct transfer from active (medium-speed) mode to subactive mode

When a SLEEP instruction is executed in active (medium-speed) while the SSBY and LSON bits in SYSCR1 are set to 1, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made to subactive mode via watch mode.

• Direct transfer from subactive mode to active (medium-speed) mode

When a SLEEP instruction is executed in subactive mode while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, the MSON bit in SYSCR2 is set to 1, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made directly to active (medium-speed) mode via watch mode after the waiting time set in SYSCR1 bits STS2 to STS0 has elapsed.

5.8.2 Direct Transition Times

1. Time for direct transition from active (high-speed) mode to active (medium-speed) mode

A direct transition from active (high-speed) mode to active (medium-speed) mode is performed by executing a SLEEP instruction in active (high-speed) mode while bits SSBY and LSON are both cleared to 0 in SYSCR1, and bits MSON and DTON are both set to 1 in SYSCR2. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (1) below.

Direct transition time = { (Number of SLEEP instruction execution states) + (number of internal processing states) } \times (t_{cyc} before transition) + (number of interrupt exception handling execution states) \times (t_{cyc} after transition)

......(1)

Example: Direct transition time = $(2 + 1) \times 2t_{osc} + 14 \times 16t_{osc} = 230t_{osc}$ (when $\emptyset/8$ is selected as the CPU operating clock)

Notation:

 t_{osc} : OSC clock cycle time

 t_{cyc} : System clock (ϕ) cycle time

2. Time for direct transition from active (medium-speed) mode to active (high-speed) mode

A direct transition from active (medium-speed) mode to active (high-speed) mode is performed by executing a SLEEP instruction in active (medium-speed) mode while bits SSBY and LSON are both cleared to 0 in SYSCR1, and bit MSON is cleared to 0 and bit DTON is set to 1 in SYSCR2. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (2) below.

Direct transition time = { (Number of SLEEP instruction execution states) + (number of internal processing states) } \times (t_{cyc} before transition) + (number of interrupt exception handling execution states) \times (t_{cyc} after transition)

Example: Direct transition time = $(2 + 1) \times 16t_{osc} + 14 \times 2t_{osc} = 76t_{osc}$ (when $\emptyset/8$ is selected as the CPU operating clock)

Notation:

tosc: OSC clock cycle time

t_{cyc}: System clock (ø) cycle time

3. Time for direct transition from subactive mode to active (high-speed) mode

A direct transition from subactive mode to active (high-speed) mode is performed by executing a SLEEP instruction in subactive mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, bit MSON is cleared to 0 and bit DTON is set to 1 in SYSCR2, and bit TMA3 is set to 1 in TMA. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (3) below.

Example: Direct transition time = $(2 + 1) \times 8t_w + (8192 + 14) \times 2t_{osc} = 24t_w + 16412t_{osc}$ (when w/8 is selected as the CPU operating clock, and wait time = 8192 states)

Notation:

t _{osc} :	OSC clock cycle time	
--------------------	----------------------	--

t_w: Watch clock cycle time

t_{cvc}: System clock (ø) cycle time

 t_{subcyc} : Subclock (ϕ_{SUB}) cycle time

4. Time for direct transition from subactive mode to active (medium-speed) mode

A direct transition from subactive mode to active (medium-speed) mode is performed by executing a SLEEP instruction in subactive mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, bits MSON and DTON are both set to 1 in SYSCR2, and bit TMA3 is set to 1 in TMA. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (4) below.

```
 \begin{array}{l} \text{Direct transition time} = \{ \text{ (Number of SLEEP instruction execution states)} + (number of internal processing states) } \times (t_{subcyc} \text{ before transition)} + \{ \text{ (wait time set in STS2} \\ \text{ to STS0)} + (number of interrupt exception handling execution states) } \times \\ (t_{cyc} \text{ after transition)} & \dots \end{array}
```

```
Example: Direct transition time = (2 + 1) \times 8t_w + (8192 + 14) \times 16t_{osc} = 24t_w + 131296t_{osc} (when w/8 or w/8 is selected as the CPU operating clock, and wait time = 8192 states)
```

Notation:

t _{osc} :	OSC clock cycle time
--------------------	----------------------

- t_w: Watch clock cycle time
- t_{cvc}: System clock (ø) cycle time
- t_{subcyc} : Subclock (ϕ_{SUB}) cycle time

5.8.3 Notes on External Input Signal Changes before/after Direct Transition

- Direct transition from active (high-speed) mode to subactive mode Since the mode transition is performed via watch mode, see 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.
- Direct transition from active (medium-speed) mode to subactive mode Since the mode transition is performed via watch mode, see 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.
- Direct transition from subactive mode to active (high-speed) mode Since the mode transition is performed via watch mode, see 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.
- Direct transition from subactive mode to active (medium-speed) mode Since the mode transition is performed via watch mode, see 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.

5.9 Module Standby Mode

5.9.1 Setting Module Standby Mode

Module standby mode is set for individual peripheral functions. All the on-chip peripheral modules can be placed in module standby mode. When a module enters module standby mode, the system clock supply to the module is stopped and operation of the module halts. This state is identical to standby mode.

Module standby mode is set for a particular module by setting the corresponding bit to 0 in clock stop register 1 (CKSTPR1) or clock stop register 2 (CKSTPR2). (See table 5-5.)

5.9.2 Clearing Module Standby Mode

Module standby mode is cleared for a particular module by setting the corresponding bit to 1 in clock stop register 1 (CKSTPR1) or clock stop register 2 (CKSTPR2). (See table 5-5.)

Following a reset, clock stop register 1 (CKSTPR1) and clock stop register 2 (CKSTPR2) are both initialized to H'FF.

Register Name	Bit Name		Operation
CKSTPR1	TACKSTP	1	Timer A module standby mode is cleared
		0	Timer A is set to module standby mode
	TCCKSTP	1	Timer C module standby mode is cleared
		0	Timer C is set to module standby mode
	TFCKSTP	1	Timer F module standby mode is cleared
		0	Timer F is set to module standby mode
	TGCKSTP	1	Timer G module standby mode is cleared
		0	Timer G is set to module standby mode
	ADCKSTP	1	A/D converter module standby mode is cleared
		0	A/D converter is set to module standby mode
	S1CKSTP	1	SCI1 module standby mode is cleared
		0	SCI1 is set to module standby mode
	S32CKSTP 1		SCI32 module standby mode is cleared
		0	SCI32 is set to module standby mode
	S31CKSTP	1	SCI31 module standby mode is cleared
		0	SCI31 is set to module standby mode

Table 5-5 Setting and Clearing Module Standby Mode by Clock Stop Register

Table 5-5 Setting and Clearing Module Standby Mode by Clock Stop Register (cont)

Register Name	Bit Name		Operation
CKSTPR2	WDCKSTP	1	Watchdog timer module standby mode is cleared
		0	Watchdog timer is set to module standby mode


Note: For details of module operation, see the sections on the individual modules.

Section 6 ROM

6.1 Overview

The H8/3935 and H8/3935R have 40 kbytes of mask ROM, the H8/3936 and H8/3936R have 48 kbytes of mask ROM, and the H8/3937 and H8/3937R have 60 kbytes of mask ROM on-chip. The ROM is connected to the CPU by a 16-bit data bus, allowing high-speed two-state access for both byte data and word data. The H8/3937 and H8/3937R have a ZTATTM version with 60-kbyte PROM.

6.1.1 Block Diagram






Figure 6-1 ROM Block Diagram (H8/3935, H8/3935R)

6.2 PROM Mode

6.2.1 Setting to PROM Mode

If the on-chip ROM is PROM, setting the chip to PROM mode stops operation as a microcontroller and allows the PROM to be programmed in the same way as the standard HN27C101 EPROM. However, page programming is not supported. Table 6-1 shows how to set the chip to PROM mode.

Table 6-1Setting to PROM Mode

Pin Name	Setting
TEST	High level
P9 ₀ , PB ₄ /AN ₄	Low level
P9 ₁ , PB ₅ /AN ₅	_
P9 ₂ , PB ₆ /AN ₆	High level

6.2.2 Socket Adapter Pin Arrangement and Memory Map

A standard PROM programmer can be used to program the PROM. A socket adapter is required for conversion to 32 pins, as listed in table 6-2.

Figure 6-2 shows the pin-to-pin wiring of the socket adapter. Figure 6-3 shows a memory map.

Table 6-2 Socket Adapter

Package	Socket Adapter Model (Manufacturer)
100-pin (TFP-100B)	H7393BT100D3201 (DATA-I/O)
	ME3937ESNSIH (MINATO)
100-pin (TFP-100G)	H7393GT100D3201 (DATA-I/O)
	ME3937ESMSIH (MINATO)

TFP-100B,	Pin		Pin	HN27C101
TFP-100G 13	RES		VPP	(32-pin) 1
43	P60		EO0	13
43	P 61			
44	P61 P62		EO1	14
45			= EO2	15
	P63		= EO3	17
47	P6₄ P6₅		EO4	18
			EO5	19
49 50	P66		EO6	20
	P67		E07	21
94	P87 P86		EA0	12
			EA1	11
92	P85		EA2	10
91	P84		EA3	9
90	P83		EA4	8
89	P82		EA5	7
88	P81		EA6	6
87	P80		EA7	5
53			EA8	27
34	TESTA9H		EA9	26
55	P72		EA10	23
56	P73		EA11	25
57	P74		EA ₁₂	4
58	P75		EA13	28
59	P76		EA14	29
18	P14		EA15	3
19	P15		EA16	2
60	P77		CE	22
54	P71			24
17	P13		PGM	31
12, 52	Vcc	1	Vcc	32
99	AVcc	1		
86	TEST	1		
85	DX1	t		
97	P92	1		
15	P11	I		
16	P12	1		
20	P16	1		
6	PB6		<u> </u>	
11, 51	Vss	1	Vss	16
8	AVss	1		
95	P90	1		
96	P91	t		
83	TESTD	1		
72	EXS0	1		
71	EXS1	1		
70	LOBAT	1		
4	PB4	1		
5	PB5	1		
81	SO	1		

Figure 6-2 Socket Adapter Pin Correspondence (with HN27C101)




Figure 6-3 H8/3937 and H8/3937R Memory Map in PROM Mode

6.3 Programming

The write, verify, and other modes are selected as shown in table 6-3 in PROM mode.

	Pins										
Mode	CE	ŌĒ	PGM	V_{PP}	V _{cc}	EO ₇ to EO ₀	EA ₁₆ to EA ₀				
Write	L	Н	L	V_{PP}	V_{cc}	Data input	Address input				
Verify	L	L	Н	V _{PP}	V _{cc}	Data output	Address input				
Programming	L	L	L	V _{PP}	V _{cc}	High impedance	Address input				
disabled	L	Н	Н								
	Н	L	Ľ								
	Н	Н	Н								
Notation:											
L: Low lev	/el										
H: High le	vel										
V _{PP} : V _{PP} leve	el										

Table 6-3Mode Selection in PROM Mode (H8/3937, H8/3937R)

 V_{cc} : V_{cc} level

 v_{cc} . v_{cc} level

The specifications for writing and reading are identical to those for the standard HN27C101 EPROM. However, page programming is not supported, and so page programming mode must not be set. A PROM programmer that only supports page programming mode cannot be used. When selecting a PROM programmer, ensure that it supports high-speed, high-reliability byte-by-byte programming. Also, be sure to specify addresses from H'0000 to H'EDFF.

6.3.1 Writing and Verifying

An efficient, high-speed, high-reliability method is available for writing and verifying the PROM data. This method achieves high speed without voltage stress on the device and without lowering the reliability of written data. The basic flow of this high-speed, high-reliability programming method is shown in figure 6-4.




Figure 6-4 High-Speed, High-Reliability Programming Flow Chart

Table 6-4 and table 6-5 give the electrical characteristics in programming mode.

Table 6-4DC Characteristics

(Conditions: $V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$)

ltem		Symbol	Min	Тур	Max	Unit	Test Condition
Input high- level voltage	$\frac{EO_{7}}{OE}, \frac{to EO_{0}, EA_{16}}{CE}, \frac{To EO_{16}}{PGM}$	V _{IH}	2.4	—	V _{cc} + 0.3	V	
Input low- level voltage	$\frac{EO_{7}}{OE}, \frac{to EO_{0}}{CE}, \frac{EA_{16}}{PGM} to EA_{0}$	V _{IL}	-0.3		0.8	V	
Output high- level voltage	EO ₇ to EO ₀	V _{OH}	2.4			V	I _{OH} = -200 μA
Output low level voltage	EO ₇ to EO ₀	V _{oL}			0.45	V	I _{oL} = 0.8 mA
Input leakage current	$\frac{EO_7}{OE}, \frac{to EO_0}{CE}, \frac{EA_{16}}{PGM} to EA_0$, I _{LI}			2	μA	V _{in} = 5.25 V/0.5 V
V_{cc} current		I _{cc}		_	40	mA	
$V_{_{PP}}$ current		I _{PP}	_	_	40	mA	

Table 6-5AC Characteristics

Item	Symbol	Min	Тур	Мах	Unit	Test Condition
Address setup time	t _{AS}	2	—	—	μs	Figure 6-5*1
OE setup time	t _{OES}	2	_		μs	-
Data setup time	t _{DS}	2	_		μs	-
Address hold time	t _{AH}	0	_	_	μs	-
Data hold time	t _{DH}	2			μs	-
Data output disable time	t _{DF} *2		_	130	μs	-
V _{PP} setup time	t _{VPS}	2			μs	-
Programming pulse width	t _{PW}	0.19	0.20	0.21	ms	-
PGM pulse width for overwrite programming	t _{opw} * ³	0.19	_	5.25	ms	-
CE setup time	t _{CES}	2			μs	-
V _{cc} setup time	t _{vcs}	2			μs	-
Data output delay time	t _{oe}	0	_	200	ns	-

(Conditions: $V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$, $T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$)

Notes: 1. Input pulse level: $0.45 \vee to 2.4 \vee$ Input rise time/fall time $\leq 20 \text{ ns}$ Timing reference levels Input: $0.8 \vee, 2.0 \vee$ Output: $0.8 \vee, 2.0 \vee$

- 2. t_{DF} is defined at the point at which the output is floating and the output level cannot be read.
- 3. t_{OPW} is defined by the value given in figure 6-4, High-Speed, High-Reliability Programming Flow Chart.




Figure 6-5 shows a PROM write/verify timing diagram.

Figure 6-5 PROM Write/Verify Timing

6.3.2 Programming Precautions

- Use the specified programming voltage and timing.
- The programming voltage in PROM mode (V_{PP}) is 12.5 V. Use of a higher voltage can permanently damage the chip. Be especially careful with respect to PROM programmer overshoot.

Setting the PROM programmer to Hitachi specifications for the HN27C101 will result in correct V_{PP} of 12.5 V.

- Make sure the index marks on the PROM programmer socket, socket adapter, and chip are properly aligned. If they are not, the chip may be destroyed by excessive current flow. Before programming, be sure that the chip is properly mounted in the PROM programmer.
- Avoid touching the socket adapter or chip while programming, since this may cause contact faults and write errors.
- Take care when setting the programming mode, as page programming is not supported.
- When programming with a PROM programmer, be sure to specify addresses from H'0000 to H'EDFF. If programming is inadvertently performed from H'EE00 onward, it may not be possible to continue PROM programming and verification. When programming, H'FF should be set as the data in address area H'EE00 to H'1FFFF.

6.4 Reliability of Programmed Data

A highly effective way to improve data retention characteristics is to bake the programmed chips at 150°C, then screen them for data errors. This procedure quickly eliminates chips with PROM memory cells prone to early failure.

Figure 6-6 Shows the recommended screening procedure.




Figure 6-6 Recommended Screening Procedure

If a series of programming errors occurs while the same PROM programmer is in use, stop programming and check the PROM programmer and socket adapter for defects. Please inform Hitachi of any abnormal conditions noted during or after programming or in screening of program data after high-temperature baking.

Section 7 RAM

7.1 Overview

The H8/3937 Series and H8/3937R Series have 2 kbytes of high-speed static RAM on-chip. The RAM is connected to the CPU by a 16-bit data bus, allowing high-speed 2-state access for both byte data and word data.

7.1.1 Block Diagram

Figure 7-1 shows a block diagram of the on-chip RAM.




Figure 7-1 RAM Block Diagram (H8/3935, H8/3935R)

Section 8 I/O Ports

8.1 Overview

The H8/3937 Series and H8/3937R Series are provided with six 8-bit I/O ports, two 4-bit I/O ports, one 3-bit I/O port, and one 8-bit input-only port. Also provided are one internal 5-bit I/O port and one internal 1-bit input-only port capable of interfacing to the on-chip FLEXTM decoder. Table 8-1 indicates the functions of each port.

Each port has of a port control register (PCR) that controls input and output, and a port data register (PDR) for storing output data. Input or output can be assigned to individual bits. See 2.9.2, Notes on Bit Manipulation, for information on executing bit-manipulation instructions to write data in PCR or PDR.

Block diagrams of each port are given in Appendix C, I/O Port Block Diagrams

Table 8-1Port Functions

Port	Description	Pins and Functions	Other Functions	Function Switching Registers
Port 1			External interrupts 3 to 1 Timer event interrupts TMIF, TMIC	PMR1 TCRF, TMC
		P1 ₄ /IRQ ₄ /ADTRG	External interrupt 4 and A/D converter external trigger	PMR1, AMR
		P1 ₃ /TMIG	Timer G input capture input	PMR1
		P1 ₂ , P1 ₁ / TMOFH, TMOFL	Timer F output compare output	PMR1
		P1 ₀ /TMOW	Timer A clock output	PMR1
Port 2*1	• 5-bit I/O internal port	P2 ₀ /SCK ₁ P2 ₁ /SI ₁ P2 ₂ /SO ₁	SCI1 data output (SO ₁), data input (SI ₁), clock input/output (SCK ₁)	PMR2
		P2 ₄ , P2 ₃	None	

Port	Description	Pins and Functions	Other Functions	Function Switching Registers
Port 3	8-bit I/O portMOS input pull-up option	P3 ₇ P3 ₆ P3 ₅ /TXD ₃₁ P3 ₄ /RXD ₃₁ P3 ₃ /SCK ₃₁	SCI31 data output (TXD ₃₁), data input (RXD ₃₁), clock input/output (SCK ₃₁)	PMR3 SCR31 SMR31
		P3 ₂ /RESO P3 ₁ /UD P3 ₀	Reset output, timer C count- up/down select input	PMR3
Port 4	• 1-bit input internal port	P4 ₃ /IRQ ₀ * ²	Internal IRQ interrupt 0	PMR3
	• 3-bit I/O port	$P4_{2}/TXD_{32}$ $P4_{1}/RXD_{32}$ $P4_{0}/SCK_{32}$	SCI32 data output (TXD ₃₂), data input (RXD ₃₂), clock input/output (SCK ₃₂)	SCR32 SMR32
Port 5	 8-bit I/O port MOS input pull-up option	$\frac{P5_7}{WKP_7}$ to $\frac{P5_0}{WKP_0}$	Wakeup input (\overline{WKP}_7 to \overline{WKP}_0)	PMR5
Port 6	 8-bit I/O port MOS input pull-up option	$P6_7$ to $P6_0$	_	
Port 7	8-bit I/O port	$P7_7$ to $P7_0$		
Port 8	8-bit I/O port	$P8_7$ to $P8_0$		
Port 9	4-bit I/O port	P9 ₃ to P9 ₀		
Port A	4-bit I/O port	PA ₃ to PA ₀		
Port B	8-bit input port	PB_7 to PB_0/AN_7 to AN_0	A/D converter analog input	AMR


Notes: 1. Internal I/O port for interfacing to the FLEX[™] decoder.

2. Internal input port for interfacing to the FLEX[™] decoder.

8.2 Port 1

8.2.1 Overview

Port 1 is an 8-bit I/O port. Figure 8-1 shows its pin configuration.





8.2.2 Register Configuration and Description

Table 8-2 shows the port 1 register configuration.

Table 8-2Port 1 Registers

Name	Abbrev.	R/W	Initial Value	Address
Port data register 1	PDR1	R/W	H'00	H'FFD4
Port control register 1	PCR1	W	H'00	H'FFE4
Port pull-up control register 1	PUCR1	R/W	H'00	H'FFE0
Port mode register 1	PMR1	R/W	H'00	H'FFC8

1. Port data register 1 (PDR1)

Bit	7	6	5	4	3	2	1	0
	P17	P1 ₆	P1 ₅	P1 ₄	P1 3	P12	P1 ₁	P1 ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PDR1 is an 8-bit register that stores data for port 1 pins $P1_7$ to $P1_0$. If port 1 is read while PCR1 bits are set to 1, the values stored in PDR1 are read, regardless of the actual pin states. If port 1 is read while PCR1 bits are cleared to 0, the pin states are read.

Upon reset, PDR1 is initialized to H'00.

2. Port control register 1 (PCR1)

Bit	7	6	5	4	3	2	1	0
	PCR17	PCR1 ₆	PCR1 ₅	PCR1 ₄	PCR1 ₃	PCR1 ₂	PCR1 ₁	PCR10
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCR1 is an 8-bit register for controlling whether each of the port 1 pins $P1_7$ to $P1_0$ functions as an input pin or output pin. Setting a PCR1 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR1 and in PDR1 are valid only when the corresponding pin is designated in PMR1 as a general I/O pin.

Upon reset, PCR1 is initialized to H'00.

PCR1 is a write-only register, which is always read as all 1s.

3. Port pull-up control register 1 (PUCR1)

Bit	7	6	5	4	3	2	1	0
	PUCR17	PUCR16	PUCR15	PUCR1 ₄	PUCR13	PUCR12	PUCR11	PUCR10
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PUCR1 controls whether the MOS pull-up of each of the port 1 pins $P1_7$ to $P1_0$ is on or off. When a PCR1 bit is cleared to 0, setting the corresponding PUCR1 bit to 1 turns on the MOS pull-up for the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR1 is initialized to H'00.

4. Port mode register 1 (PMR1)

Bit	7	6	5	4	3	2	1	0
	IRQ3	IRQ2	IRQ1	IRQ4	TMIG	TMOFH	TMOFL	TMOW
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PMR1 is an 8-bit read/write register, controlling the selection of pin functions for port 1 pins.

Upon reset, PMR1 is initialized to H'00.

Bit 7: $P1_7/\overline{IRQ}_3/TMIF$ pin function switch (IRQ3)

This bit selects whether pin $P1_7/\overline{IRQ}_3/TMIF$ is used as $P1_7$ or as $\overline{IRQ}_3/TMIF$.

Bit 7 IRQ3	Description
0	Functions as P1 ₇ I/O pin (initial value)
1	Functions as IRQ ₃ /TMIF input pin
Note:	Rising or falling edge sensing can be designated for \overline{IRQ} ./TMIF. For details on TMIF

Note: Rising or falling edge sensing can be designated for IRQ₃/TMIF. For details on TMIF settings, see 3. Timer Control Register F (TCRF) in 9.4.2.

Bit 6: $P1_6/\overline{IRQ}_2$ pin function switch (IRQ2)

This bit selects whether pin $P1_6/\overline{IRQ}_2$ is used as P16 or as \overline{IRQ}_2 .

Bit 6 IRQ2	Description	
0	Functions as $P1_6$ I/O pin	(initial value)
1	Functions as \overline{IRQ}_2 input pin	
Note:	Rising or falling edge sensing can be designated for \overline{IRQ}_2 .	

Bit 5: $P1_5/\overline{IRQ}_1/TMIC$ pin function switch (IRQ1)

This bit selects whether pin $P1_5/\overline{IRQ}_1/TMIC$ is used as P15 or as $\overline{IRQ}_1/TMIC$.

Bit 5 IRQ1	Description	
0	Functions as $P1_{5}$ I/O pin	(initial value)
1	Functions as $\overline{IRQ}_1/TMIC$ input pin	
Note:	Rising or falling edge sensing can be designated for $\overline{IRQ}_1/TMIC$.	

For details of TMIC pin setting, see 1. Timer mode register C (TMC) in 9.3.2.

Bit 4: $P1_4/\overline{IRQ_4}/\overline{ADTRG}$ pin function switch (IRQ4)

This bit selects whether pin $P1_4/\overline{IRQ_4}/\overline{ADTRG}$ is used as $P1_4$ or as $\overline{IRQ_4}/\overline{ADTRG}$.

Bit 4 IRQ4	Description			
0	Functions as P1 ₄ I/O pin	(initial value)		
1	Functions as IRQ ₄ /ADTRG input pin			
Note: For details of ADTRG pin setting, see 12.3.2, Start of A/D Conversion by External Trigger.				

Bit 3: P1₃/TMIG pin function switch (TMIG)

This bit selects whether pin $P1_3$ /TMIG is used as $P1_3$ or as TMIG.

Bit 3 TMIG	Description	
0	Functions as $P1_3$ I/O pin	(initial value)
1	Functions as TMIG input pin	

Bit 2: P1₂/TMOFH pin function switch (TMOFH)

This bit selects whether pin $P1_2$ /TMOFH is used as $P1_2$ or as TMOFH.

Bit 2 TMOFH	Description	
0	Functions as $P1_2$ I/O pin	(initial value)
1	Functions as TMOFH output pin	

Bit 1: P1₁/TMOFL pin function switch (TMOFL)

This bit selects whether pin $P1_1/TMOFL$ is used as $P1_1$ or as TMOFL.

Bit 1 TMOFL	Description	
0	Functions as $P1_1$ I/O pin	(initial value)
1	Functions as TMOFL output pin	

Bit 0: P1₀/TMOW pin function switch (TMOW)

This bit selects whether pin $P1_0$ /TMOW is used as P10 or as TMOW.

Bit 0 TMOW	Description	
0	Functions as $P1_0$ I/O pin	(initial value)
1	Functions as TMOW output pin	

8.2.3 Pin Functions

Table 8-3 shows the port 1 pin functions.

Table 8-3Port 1 Pin Functions

Pin	Pin Functions and Selection Method							
P1 ₇ /IRQ ₃ /TMIF		The pin function depends on bit IRQ3 in PMR1, bits CKSL2 to CKSL0 in TCRF, and bit PCR1 ₇ in PCR1.						
	IRQ3		0	1				
	PCR1 ₇	0	1	*				
	CKSL2 to CKSL0		*	Not 0**	0**			
	Pin function	P17 input pin	P1 ₇ output pin	$\overline{IRQ}_{\mathfrak{Z}}$ input pin	IRQ₃/TMIF input pin			
	Note: When this p to disable th	in is used as the ne IRQ₃ interrupt		clear bit IEN3 t	o 0 in IENR1			
$P1_6/\overline{IRQ}_2$	The pin function de	epends on bits IF	RQ2 in PMR1 an	d bit PCR1 ₆ in F	PCR1.			
	IRQ2		0	1				
	PCR1 ₆	0	1	*				
	Pin function	P1 ₆ input pin	P1 ₆ output pin	\overline{IRQ}_2 in	out pin			
P1₅/ĪRQ₁ TMIC	The pin function depends on bit IRQ1 in PMR1, bits TMC2 to TMC0 in TMC, and bit PCR1 ₅ in PCR1.							
	IRQ1		0	1				
	PCR1₅	0 1		*				
	TMC2 to TMC0		*		111			
	Pin function	P1₅ input pin	P1₅ output pin	IRQ₁ input pin	IRQ₁/TMIC input pin			
	Note: When this pin is used as the TMIC input pin, clear bit IEN1 to 0 in IENR1 to disable the IRQ ₁ interrupt.							
P1 ₄ /IRQ ₄ ADTRG	The pin function depends on bit IRQ4 in PMR1, bit TRGE in AMR, and bit PCR in PCR1.							
	IRQ4		0	1				
	PCR1₄	0	1	*				
	TRGE		*	0	1			
	Pin function	P1₄ input pin	P1 ₄ output pin	\overline{IRQ}_4 input pin	IRQ₄/ADTRG input pin			
	Note: When this p IENR1 to dis	in is used as the sable the IRQ_4 in		oin, clear bit IEN	4 to 0 in			

Pin	Pin Functions and Selection Method						
P1 ₃ /TMIG	The pin function de	pin function depends on bit TMIG in PMR1 and bit PCR13 in PCR1.					
	TMIG		0	1			
	PCR1 ₃	0	1	*			
	Pin function	P1 ₃ input pin	P1 ₃ output pin	TMIG input pin			
P1 ₂ /TMOFH	The pin function de	epends on bit TM	IOFH in PMR1 a	and bit PCR1 ₂ in PCR1.			
	TMOFH		0	1			
	PCR1 ₂	0	1	*			
	Pin function	P1 ₂ input pin	P1 ₂ output pin	TMOFH output pin			
P1₁/TMOFL	The pin function de	epends on bit TM	IOFL in PMR1 a	nd bit PCR1₁ in PCR1.			
	TMOFL		0	1			
	PCR1 ₁	0	1	*			
	Pin function	P1, input pin	P1 ₁ output pin	TMOFL output pin			
P1 ₀ /TMOW	The pin function depends on bit TMOW in PMR1 and bit PCR1 $_{0}$ in PCR1						
	TMOW		0	1			
	PCR1 ₀	0	1	*			
	Pin function	P1 ₀ input pin	P1 ₀ output pin	TMOW output pin			
				**• D===14 ====			

*: Don't care

8.2.4 Pin States

Table 8-4 shows the port 1 pin states in each operating mode.

Table 8-4 Port 1 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
$\begin{array}{l} P1_{7}/\overline{IRQ}_{3}/TMIF\\ P1_{6}/\overline{IRQ}_{2}\\ P1_{5}/\overline{IRQ}_{1}/TMIC\\ P1_{4}/\overline{IRQ}_{4}/\overline{ADTRG}\\ P1_{3}/TMIG\\ P1_{2}/TMOFH\\ P1_{1}/TMOFL\\ P1_{0}/TMOW\\ \end{array}$	High- impedance	Retains previous state	Retains previous state	High- impedance*	Retains previous state	Functional	Functional
Noto * A big	لمريحا مأمهم	al io output y	when the M		in the on o	toto	

Note: * A high-level signal is output when the MOS pull-up is in the on state.

8.2.5 MOS Input Pull-Up

Port 1 has a built-in MOS input pull-up function that can be controlled by software. When a PCR1 bit is cleared to 0, setting the corresponding PUCR1 bit to 1 turns on the MOS input pull-up for that pin. The MOS input pull-up function is in the off state after a reset.

PCR1 _n	0	0	1	
PUCR1 _n	0	1	*	
MOS input pull-up	Off	On	Off	

(n = 7 to 0)

*: Don't care

8.3 Port 2 [Chip Internal I/O Port]

8.3.1 Overview

Port 2 is a 5-bit I/O internal port. Figure 8-2 shows its functional configuration.

Port 2 is an internal function that performs interfacing to the FLEXTM decoder incorporated in the chip. It cannot be connected to an IC outside the chip.




Figure 8-2 Port 2 Functional Configuration

8.3.2 Register Configuration and Description

Table 8-5 shows the port 2 register configuration.

Table 8-5 Port 2 Registers

Name	Abbrev.	R/W	Initial Value	Address
Port data register 2	PDR2	R/W	H'00	H'FFD5
Port control register 2	PCR2	W	H'00	H'FFE5
Port mode register 2	PMR2	R/W	H'D8	H'FFC9
Port mode register 4	PMR4	R/W	H'00	H'FFCB

1. Port data register 2 (PDR2)

Bit	7	6	5	4	3	2	1	0
	_	—	—	P2 ₄	P2 ₃	P2 ₂	P2 ₁	P2 ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	_		_	R/W	R/W	R/W	R/W	R/W

PDR2 is an 8-bit register that stores data for port 2 pins $P2_4$ to $P2_0$. If port 2 is read while PCR2 bits are set to 1, the values stored in PDR2 are read directly. Do not read port 2 while PCR2 bits are cleared to 0.

Upon reset, PDR2 is initialized to H'00.

2. Port control register 2 (PCR2)

Bit	7	6	5	4	3	2	1	0
	—	—	—	PCR2 ₄	PCR2 ₃	PCR2 ₂	PCR2 ₁	PCR20
Initial value	1	1	1	0	0	0	0	0
Read/Write	_	—	_	W	W	W	W	W

PCR2 is an 8-bit register for controlling whether each of port 2 pins $P2_4$ to $P2_0$ functions as an input pin or output pin. Setting a PCR2 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR2 and PDR2 are valid only when the corresponding pin is designated in PMR2 as a general I/O pin.

Upon reset, PCR2 is initialized to H'00.

PCR2 is a write-only register, which is always read as all 1s.

3. Port mode register 2 (PMR2)

Bit	7	6	5	4	3	2	1	0
	—	—	POF1	—	—	SO1	SI1	SCK1
Initial value	1	1	0	1	1	0	0	0
Read/Write	—	—	R/W	—	—	R/W	R/W	R/W

PMR2 is an 8-bit read/write register that controls the selection of pin functions for port 2 pins P2₀, P2₁, and P2₂, and the PMOS on/off state for the P2₂/SO₁ pin.

Bit 5, the $P2_{\gamma}/SO_{1}$ pin PMOS control bit (POF1), should be cleared to 0.

Upon reset, PMR2 is initialized to H'D8.

Bits 7, 6, 4, and 3: Reserved bits

Bits 7, 6, 4, and 3 are reserved; they are always read as 1 and cannot be modified.

Bit 5: P2₂/SO₁ pin PMOS control (POF1)

This bit controls the on/off state of the $P2_2/SO_1$ pin PMOS. This bit should be cleared to 0.

Bit 5 POF1	Description	
0	CMOS setting	(initial value)
1	NMOS open-drain setting	

Bit 2: P2₂/SO₁ pin function switch (SO1)

This bit selects whether pin $P2_2/SO_1$ is used as $P2_2$ or as SO_1 .

Bit 2 SO1	Description	
0	Functions as $P2_2$ I/O pin	(initial value)
1	Functions as SO ₁ output pin	

Bit 1: $P2_1/SI_1$ pin function switch (SI1)

This bit selects whether pin $P2_1/SI_1$ is used as $P2_1$ or as SI_1 .

Bit 1 SI1	Description	
0	Functions as P2 ₁ I/O pin	(initial value)
1	Functions as SI₁ input pin	

Bit 0: P2₀/SCK₁ pin function switch (SCK1)

This bit selects whether pin P2₀/SCK₁ is used as P2₀ or as SCK₁.

Bit 0 SCK1	Description	
0	Functions as $P2_0$ I/O pin	(initial value)
1	Functions as SCK ₁ I/O pin	

4. Port mode register 4 (PMR4)

Bit	7	6	5	4	3	2	1	0
	_	—	—	NMOD4	NMOD3	NMOD2	NMOD1	NMOD0
Initial value	0	0	0	0	0	0	0	0
Read/Write	_		_	R/W	R/W	R/W	R/W	R/W

PMR4 is an 8-bit read/write register that controls whether individual port 2 pins are set as CMOS or NMOS open-drain when 1 is set in PCR.

A 0 setting should be used for this function.

Upon reset, PMR4 is initialized to H'00.

Bit n: NMOS open-drain output select (NMODn)

These bits select NMOS open-drain when pin $P2_n$ is used as an output pin. These bits should be cleared to 0.

Bit n NMODn	Description	
0	CMOS setting	(initial value)
1	NMOS open-drain setting	

(n = 4 to 0)

8.3.3 Function

Table 8-6 shows the port 2 functions.

Table 8-6Port 2 Functions

Functions	Functions and Selection Method										
P2 ₄ , P2 ₃	The function depend	s on the correspo	nding bit in PCR2.								
	(n = 4 or 3)										
	PCR2 _n	PCR2, 0 1									
	Function	P2 _n	input	P2 _n output							
P2 ₂ /SO ₁	The function depend	s on bit SO1 in PM	MR2 and bit PCR2	P_2 in PCR2.							
	SO1	(D	1							
	PCR2 ₂	0 1		*							
	Function	P2 ₂ input P2 ₂ output		SO ₁ output							
P2 ₁ /SI ₁	The function depend	s on bit SI1 in PM	R2 and bit PCR2 ₁	in PCR2.							
	SI1		D	1							
	PCR2 ₁	0	1	*							
	Function	P2 ₁ input	P2 ₁ output	SI₁ input							
P2 ₀ /SCK ₁	The function depend	s on bit SCK1 in F	MR2 and bit PCR	$R2_0$ in PCR2.							
	SCK1	(D	1							
		0	1	*							
	Function	P2 ₀ input	P2 ₀ output	SCK ₁ I/O							

*: Don't care

8.3.4 States

Table 8-7 shows the port 2 states in each operating mode.


Table 8-7Port 2 States


Functions	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
P2 ₄	Low	Retains	Retains	Retains	Retains	Functional	Functional
P2 ₃	High	previous	previous	previous	previous		
P2 ₂ /SO ₁ P2 ₁ /SI ₁ P2 ₀ /SCK ₁	Low	state	state	state	state		

8.4 Port 3

8.4.1 Overview

Port 3 is an 8-bit I/O port, configured as shown in figure 8-3.





8.4.2 Register Configuration and Description

Table 8-8 shows the port 3 register configuration.

Table 8-8 Port 3 Registers

Name	Abbrev.	R/W	Initial Value	Address
Port data register 3	PDR3	R/W	H'00	H'FFD6
Port control register 3	PCR3	W	H'00	H'FFE6
Port pull-up control register 3	PUCR3	R/W	H'00	H'FFE1
Port mode register 3	PMR3	R/W	H'04	H'FFCA

1. Port data register 3 (PDR3)

Bit	7	6	5	4	3	2	1	0
	P37	P3 ₆	P3 ₅	P34	P3 ₃	P3 ₂	P3 ₁	P30
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PDR3 is an 8-bit register that stores data for port 3 pins $P3_7$ to $P3_0$. If port 3 is read while PCR3 bits are set to 1, the values stored in PDR3 are read, regardless of the actual pin states. If port 3 is read while PCR3 bits are cleared to 0, the pin states are read.

Upon reset, PDR3 is initialized to H'00.

2. Port control register 3 (PCR3)

Bit	7	6	5	4	3	2	1	0
	PCR37	PCR3 ₆	PCR3 ₅	PCR3 ₄	PCR3 ₃	PCR3 ₂	PCR3 ₁	PCR30
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCR3 is an 8-bit register for controlling whether each of the port 3 pins $P3_7$ to $P3_0$ functions as an input pin or output pin. Setting a PCR3 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR3 and in PDR3 are valid only when the corresponding pin is designated in PMR3 as a general I/O pin.

Upon reset, PCR3 is initialized to H'00.

PCR3 is a write-only register, which is always read as all 1s.

3. Port pull-up control register 3 (PUCR3)

Bit	7	6	5	4	3	2	1	0
	PUCR37	PUCR36	PUCR35	PUCR3 ₄	PUCR33	PUCR3 ₂	PUCR3 ₁	PUCR30
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PUCR3 controls whether the MOS pull-up of each of the port 3 pins $P3_7$ to $P3_0$ is on or off. When a PCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the MOS pull-up for the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR3 is initialized to H'00.

4. Port mode register 3 (PMR3)

Bit	7	6	5	4	3	2	1	0
	_	—	WDCKS	NCS	IRQ0	RESO	UD	—
Initial value	0	0	0	0	0	1	0	0
Read/Write	_	_	R/W	R/W	R/W	R/W	R/W	_

PMR3 is an 8-bit read/write register, controlling the selection of pin functions for port 3 pins.

Upon reset, PMR3 is initialized to H'04.

Bits 7, 6, and 0: Reserved bits

These bits are reserved: they are always read as 0 and cannot be modified.

Bit 5: Watchdog timer source clock select (WDCKS)

This bit selects the watchdog timer source clock.

Bit 5 WDCKS	Description	
0	ø/8192 selected	(initial value)
1	øw/32 selected	

Bit 4: TMIG noise canceler select (NCS)

This bit controls the noise canceler for the input capture input signal (TMIG).

Bit 4 NCS	Description	
0	Noise cancellation function not used	(initial value)
1	Noise cancellation function used	

Bit 3: $P4_3/\overline{IRQ}_0$ function switch (IRQ0)

This bit selects whether $P4_3/\overline{IRQ}_0$ is used as $P4_3$ or as \overline{IRQ}_0 .

Bit 3 IRQ0	Description	
0	Functions as $P4_3$ input	(initial value)
1	Functions as \overline{IRQ}_0 input	

Bit 2: P3₂/RESO pin function switch (RESO)

This bit selects whether pin $P3_2/\overline{RESO}$ is used as $P3_2$ or as \overline{RESO} .

Bit 2 RESO	Description	
0	Functions as $P3_2$ I/O pin	
1	Functions as RESO output pin	(initial value)

Bit 1: P3₁/UD pin function switch (UD)

This bit selects whether pin $P3_1/UD$ is used as $P3_1$ or as UD.

Bit 1		
UD	Description	
0	Functions as P3, I/O pin	(initial value)
1	Functions as UD input pin	

8.4.3 Pin Functions

Table 8-9 shows the port 3 pin functions.

Table 8-9Port 3 Pin Functions

Pin

Pin Functions and Selection Method

P3₇, P3₆, P3₀

The pin function depends on bit PCR3n in PCR3.

(n=7, 6, 0)

PCR3 _n	0	1
Pin function	P3 _n input pin	P3, output pin

$P3_5/TXD_{31}$ The pin function depends on bit TE in SCR31, bit SPC31 in SPCR, and bit PCR3₅ in PCR3.

SPC31	()	1
TE	()	1
PCR3₅	0	1	*
Pin function	P3₅ input pin	P3₅output pin	TXD ₃₁ output pin

P3₄/RXD₃₁

The pin function depends on bit RE in SCR31 and bit PCR3₄ in PCR3.

RE	(D	1
PCR3₄	0	1	*
Pin function	P34 input pin	P3 ₄ output pin	RXD ₃₁ input pin

Pin	Pin Functions and Selection Method							
P3 ₃ /SCK ₃₁	The pin function dep PCR3 ₃ in PCR3.	pends on bits C	KE1, CKE0, and	SMR31	I in SCF	R31 and bit		
	CKE1		0			1		
	CKE0		0		1	*		
	COM3 ₁		0	1	*	*		
	PCR3 ₃	0	1	k	<	*		
	Pin function				SCK ₃₁ SCK ₃ utput pin input p			
P3 ₂ /RESO	The pin function dep	pends on bit RE	SO in PMR3 an	d bit PC	R3 ₂ in F	PCR3.		
	RESO	0				1		
	PCR3 ₂	0 1			*			
	Pin function	P3 ₂ input pin P3 ₂ output pin		pin	RESO output pin			
P3 ₁ /UD	The pin function dep	n function depends on bit UD in PMR3 and bit PCR3₁ in PCR3.						
	UD	0				1		
	PCR3 ₁	0	1			*		
	UD input pin							

*: Don't care

8.4.4 Pin States

Table 8-10 shows the port 3 pin states in each operating mode.

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
P3 ₇ P3 ₆ P3 ₅ /TXD ₃₁ P3 ₄ /RXD ₃₁ P3 ₃ /SCK ₃₁	High- impedance	Retains previous state	Retains previous state	High- impedance*	Retains previous state	Functional	Functional
P3 ₂ /RESO	Reset output						
P3 ₁ /UD P3 ₀	High- impedance	_					
Note: *	A high-loval sign	nal is outou	t when the N	109 null-un i	s in the on a	atata	

Table 8-10 Port 3 Pin States

Note: * A high-level signal is output when the MOS pull-up is in the on state.

8.4.5 MOS Input Pull-Up

Port 3 has a built-in MOS input pull-up function that can be controlled by software. When a PCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the MOS pull-up for that pin. The MOS pull-up function is in the off state after a reset.

PCR3 _n	0	0	1	
PUCR3 _n	0	1	*	
MOS input pull-up	Off	On	Off	
			,	


(n = 7 to 0) *: Don't care


8.5 Port 4*

Note: * $P4_3/\overline{IRQ}_0$, only, is a chip internal input port.

8.5.1 Overview

Port 4 is a 3-bit I/O port and 1-bit input internal port, configured as shown in figure 8-4. $P4_3/\overline{IRQ}_0$ is an internal function that performs interfacing to the FLEXTM decoder incorporated in the chip. It cannot be connected to an IC outside the chip.





8.5.2 Register Configuration and Description

Table 8-11 shows the port 4 register configuration.

Table 8-11 Port 4 Registers

Name	Abbrev.	R/W	Initial Value	Address
Port data register 4	PDR4	R/W	H'F8	H'FFD7
Port control register 4	PCR4	W	H'F8	H'FFE7

1. Port data register 4 (PDR4)

Bit	7	6	5	4	3	2	1	0
	—	—	—	_	P43	P42	P4 ₁	P4 0
Initial value	1	1	1	1	1	0	0	0
Read/Write		_	_	_	R	R/W	R/W	R/W

PDR4 is an 8-bit register that stores data for port 4 pins $P4_2$ to $P4_0$. If port 4 is read while PCR4 bits are set to 1, the values stored in PDR4 are read, regardless of the actual pin states. If port 4 is read while PCR4 bits are cleared to 0, the pin states are read.

Upon reset, PDR4 is initialized to H'F8.

2. Port control register 4 (PCR4)

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	—	PCR4 ₂	PCR41	PCR4 ₀
Initial value	1	1	1	1	1	0	0	0
Read/Write	_	_	_	_	_	W	W	W

PCR4 is an 8-bit register for controlling whether each of port 4 pins $P4_2$ to $P4_0$ functions as an input pin or output pin. Setting a PCR4 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCR4 and PDR4 settings are valid when the corresponding pins are designated for general-purpose input/output by SCR3-2.

Upon reset, PCR4 is initialized to H'F8.

PCR4 is a write-only register, which always reads all 1s.

8.5.3 Pin Functions

Table 8-12 shows the port 4 pin functions.

Table 8-12Port 4 Pin Functions

Pin	Pin Functions and	Selection Meth	od				
$P4_3/\overline{IRQ}_0$	The function depend	ls on bit IRQ0 in	PMR3.				
	IRQ0		0			1	
	Function		P4 ₃ input			input	
P4 ₂ /TXD ₃₂	The pin function dep $PCR4_2$ in PCR4.	ends on bit TE i	n SCR32, bit SP	C32 in	SPCR,	, and bit	
	SPC32		0			1	
	TE		0			1	
	PCR4 ₂	0	1			*	
	Pin function	P4 ₂ input pin P4 ₂ output p		in TXD ₃₂ outp		output pin	
P4 ₁ /RXD ₃₂	The pin function depends on bit RE in SCR32 and bit PCR41 in PCR4.						
	RE		0			1	
	PCR4 ₁	0	1			*	
	Pin function	P4 ₁ input pin	P4 ₁ output p	in	RXD ₃₂ input pin		
P4 ₀ /SCK ₃₂	The pin function dep SMR32, and bit PCR		E1 and CKE0 in	SCR32	2, bit C	OM32 in	
	CKE1		0			1	
	CKE0		0		1	*	
	COM32		0	1	*	*	
	PCR4 ₀	0	1		*	*	
	Pin function	P4 ₀ input pin			K ₃₂ ut pin	SCK ₃₂ input pin	
					_		

*: Don't care

8.5.4 Pin States

Table 8-13 shows the port 4 pin states in each operating mode.


Table 8-13Port 4 Pin States


Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
P4 ₃ /IRQ ₀	High	Retains previous state	Retains previous state	Retains previous state	Retains previous state	Functional	Functional
$P4_2/TXD_{32}$ $P4_1/RXD_{32}$ $P4_0/SCK_{32}$	High - impedance	_		High- impedance	_		

8.6 Port 5

8.6.1 Overview

Port 5 is an 8-bit I/O port, configured as shown in figure 8-5.





8.6.2 Register Configuration and Description

Table 8-14 shows the port 5 register configuration.

Table 8-14 Port 5 Registers

Name	Abbrev.	R/W	Initial Value	Address
Port data register 5	PDR5	R/W	H'00	H'FFD8
Port control register 5	PCR5	W	H'00	H'FFE8
Port pull-up control register 5	PUCR5	R/W	H'00	H'FFE2
Port mode register 5	PMR5	R/W	H'00	H'FFCC

1. Port data register 5 (PDR5)

Bit	7	6	5	4	3	2	1	0
	P57	P5 ₆	P5 ₅	P54	P5 ₃	P5 ₂	P5 ₁	P50
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PDR5 is an 8-bit register that stores data for port 5 pins $P5_7$ to $P5_0$. If port 5 is read while PCR5 bits are set to 1, the values stored in PDR5 are read, regardless of the actual pin states. If port 5 is read while PCR5 bits are cleared to 0, the pin states are read.

Upon reset, PDR5 is initialized to H'00.

2. Port control register 5 (PCR5)

Bit	7	6	5	4	3	2	1	0
	PCR57	PCR5 ₆	PCR55	PCR5 ₄	PCR53	PCR5 ₂	PCR51	PCR50
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCR5 is an 8-bit register for controlling whether each of the port 5 pins $P5_7$ to $P5_0$ functions as an input pin or output pin. Setting a PCR5 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCR5 and PDR5 settings are valid when the corresponding pins are designated for general-purpose input/output by PMR5.

Upon reset, PCR5 is initialized to H'00.

PCR5 is a write-only register, which is always read as all 1s.

3. Port pull-up control register 5 (PUCR5)

Bit	7	6	5	4	3	2	1	0
	PUCR57	PUCR56	PUCR55	PUCR5 ₄	PUCR53	PUCR52	PUCR51	PUCR50
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PUCR5 controls whether the MOS pull-up of each of port 5 pins $P5_7$ to $P5_0$ is on or off. When a PCR5 bit is cleared to 0, setting the corresponding PUCR5 bit to 1 turns on the MOS pull-up for the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR5 is initialized to H'00.

4. Port mode register 5 (PMR5)

Bit	7	6	5	4	3	2	1	0
	WKP7	WKP ₆	WKP ₅	WKP ₄	WKP ₃	WKP ₂	WKP ₁	WKP0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PMR5 is an 8-bit read/write register, controlling the selection of pin functions for port 5 pins.

Upon reset, PMR5 is initialized to H'00.

Bit n: $P5_n/\overline{WKP}_n$ pin function switch (WKP_n)

These bits select whether the pin is used as $P5_n$ or $\overline{WKP_n}$.

Bit n WKPn	Description	
0	Functions as P5 _n I/O pin	(initial value)
1	Functions as \overline{WKP}_n input pin	
		(n = 7 to 0)

8.6.3 Pin Functions

Table 8-15 shows the port 5 pin functions.

Table 8-15Port 5 Pin Functions

Pin	Pin Functions and Selection Method									
P5 ₇ /WKP ₇ to	The pin function de	The pin function depends on bit WKP_n in PMR5 and bit PCR5 _n in PCR5.								
$P5_0/\overline{WKP}_0$				(n = 7 to 0)						
	WKP _n	0		1						
	PCR5 _n	0	1	*						
	Pin function	P5 _n input pin	P5 _n output pin	WKP _n input pin						

*: Don't care

8.6.4 Pin States

Table 8-16 shows the port 5 pin states in each operating mode.

Table 8-16 Port 5 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
$P5_7/\overline{WKP}_7$ to $P5_0/\overline{WKP}_0$	High- impedance	Retains previous state	Retains previous state	High- impedance*	Retains previous state	Functional	Functional

Note: * A high-level signal is output when the MOS pull-up is in the on state.

8.6.5 MOS Input Pull-Up

Port 5 has a built-in MOS input pull-up function that can be controlled by software. When a PCR5 bit is cleared to 0, setting the corresponding PUCR5 bit to 1 turns on the MOS pull-up for that pin. The MOS pull-up function is in the off state after a reset.


PCR5 _n	0	0	1
PUCR5 _n	0	1	*
MOS input pull-up	Off	On	Off


(n = 7 to 0) *: Don't care

8.7 Port 6

8.7.1 Overview

Port 6 is an 8-bit I/O port. The port 6 pin configuration is shown in figure 8-6.





8.7.2 Register Configuration and Description

Table 8-17 shows the port 6 register configuration.

Table 8-17Port 6 Registers

Name	Abbrev.	R/W	Initial Value	Address
Port data register 6	PDR6	R/W	H'00	H'FFD9
Port control register 6	PCR6	W	H'00	H'FFE9
Port pull-up control register 6	PUCR6	R/W	H'00	H'FFE3

1. Port data register 6 (PDR6)

Bit	7	6	5	4	3	2	1	0
	P67	P6 ₆	P6 ₅	P64	P63	P6 ₂	P6 ₁	P6 ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PDR6 is an 8-bit register that stores data for port 6 pins $P6_7$ to $P6_0$.

If port 6 is read while PCR6 bits are set to 1, the values stored in PDR6 are read, regardless of the actual pin states. If port 6 is read while PCR6 bits are cleared to 0, the pin states are read.

Upon reset, PDR6 is initialized to H'00.

2. Port control register 6 (PCR6)

Bit	7	6	5	4	3	2	1	0
	PCR67	PCR6 ₆	PCR6 ₅	PCR6 ₄	PCR63	PCR6 ₂	PCR6 ₁	PCR60
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCR6 is an 8-bit register for controlling whether each of the port 6 pins $P6_7$ to $P6_0$ functions as an input pin or output pin.

Setting a PCR6 bit to 1 makes the corresponding pin $(P6_7 \text{ to } P6_0)$ an output pin, while clearing the bit to 0 makes the pin an input pin.

Upon reset, PCR6 is initialized to H'00.

PCR6 is a write-only register, which always reads all 1s.

3. Port pull-up control register 6 (PUCR6)

Bit	7	6	5	4	3	2	1	0
	PUCR67	PUCR66	PUCR65	PUCR64	PUCR63	PUCR6 ₂	PUCR61	PUCR60
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PUCR6 controls whether the MOS pull-up of each of the port 6 pins $P6_7$ to $P6_0$ is on or off. When a PCR6 bit is cleared to 0, setting the corresponding PUCR6 bit to 1 turns on the MOS pull-up for the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR6 is initialized to H'00.

8.7.3 Pin Functions

Table 8-18 shows the port 6 pin functions.

Table 8-18 Port 6 Pin Functions

Pin Pin Functions and Selection Method

 $P6_7$ to $P6_0$ The pin function depends on bit PCR6_n in PCR6.

(n = 7 to 0)

PCR6 _n	0	1
Pin function	P6 _n input pin	P6 _n output pin

8.7.4 Pin States

Table 8-19 shows the port 6 pin states in each operating mode.

Table 8-19 Port 6 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
$P6_7$ to $P6_0$	High- impedance	Retains previous state	Retains previous state	High- impedance*	Retains previous state	Functional	Functional

Note: * A high-level signal is output when the MOS pull-up is in the on state.

8.7.5 MOS Input Pull-Up

Port 6 has a built-in MOS pull-up function that can be controlled by software. When a PCR6 bit is cleared to 0, setting the corresponding PUCR6 bit to 1 turns on the MOS pull-up for that pin. The MOS pull-up function is in the off state after a reset.

PCR6 _n	0	0	1		
PUCR6 _n	0	1	*		
MOS input pull-up	Off	On	Off		
				1	= (0)


(n = 7 to 0)


*: Don't care

8.8 Port 7

8.8.1 Overview

Port 7 is an 8-bit I/O port, configured as shown in figure 8-7.





8.8.2 Register Configuration and Description

Table 8-20 shows the port 7 register configuration.

Table 8-20 Port 7 Registers

Name	Abbrev.	R/W	Initial Value	Address
Port data register 7	PDR7	R/W	H'00	H'FFDA
Port control register 7	PCR7	W	H'00	H'FFEA

1. Port data register 7 (PDR7)

Bit	7	6	5	4	3	2	1	0
	P77	P76	P7 ₅	P74	P73	P72	P7 ₁	P70
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PDR7 is an 8-bit register that stores data for port 7 pins $P7_7$ to $P7_0$. If port 7 is read while PCR7 bits are set to 1, the values stored in PDR7 are read, regardless of the actual pin states. If port 7 is read while PCR7 bits are cleared to 0, the pin states are read.

Upon reset, PDR7 is initialized to H'00.

2. Port control register 7 (PCR7)

Bit	7	6	5	4	3	2	1	0
	PCR77	PCR7 ₆	PCR75	PCR7 ₄	PCR73	PCR72	PCR71	PCR70
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCR7 is an 8-bit register for controlling whether each of the port 7 pins $P7_7$ to $P7_0$ functions as an input pin or output pin. Setting a PCR7 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin.

Upon reset, PCR7 is initialized to H'00.

PCR7 is a write-only register, which always reads as all 1s.

8.8.3 Pin Functions

Table 8-21 shows the port 7 pin functions.

Table 8-21Port 7 Pin Functions

Pin Pin Functions and Selection Method

 $P7_7$ to $P7_0$ The pin function depends on bit PCR7_n in PCR7.

(n = 7 to 0)

PCR7 _n	0	1
Pin function	P7 _n input pin	P7 _n output pin

8.8.4 Pin States

Table 8-22 shows the port 7 pin states in each operating mode.


Table 8-22 Port 7 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
$P7_7$ to $P7_0$	High- impedance	Retains previous state	Retains previous state	High- impedance	Retains previous state	Functional	Functional

8.9 Port 8

8.9.1 Overview

Port 8 is an 8-bit I/O port configured as shown in figure 8-8.





8.9.2 Register Configuration and Description

Table 8-23 shows the port 8 register configuration.

Table 8-23 Port 8 Registers

Name	Abbrev.	R/W	Initial Value	Address
Port data register 8	PDR8	R/W	H'00	H'FFDB
Port control register 8	PCR8	W	H'00	H'FFEB

1. Port data register 8 (PDR8)

Bit	7	6	5	4	3	2	1	0
	P87	P8 ₆	P85	P84	P83	P8 ₂	P8 ₁	P8 ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PDR8 is an 8-bit register that stores data for port 8 pins $P8_7$ to $P8_0$. If port 8 is read while PCR8 bits are set to 1, the values stored in PDR8 are read, regardless of the actual pin states. If port 8 is read while PCR8 bits are cleared to 0, the pin states are read.

Upon reset, PDR8 is initialized to H'00.

168

2. Port control register 8 (PCR8)

Bit	7	6	5	4	3	2	1	0
	PCR87	PCR8 ₆	PCR85	PCR84	PCR83	PCR8 ₂	PCR81	PCR80
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCR8 is an 8-bit register for controlling whether each of the port 8 pins $P8_7$ to $P8_0$ functions as an input or output pin. Setting a PCR8 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin.

Upon reset, PCR8 is initialized to H'00.

PCR8 is a write-only register, which is always read as all 1s.

8.9.3 **Pin Functions**

Table 8-24 shows the port 8 pin functions.

Table 8-24Port 8 Pin Functions

Pin	Pin Functions and Selection Method	
P8 ₇ to P8 ₀	The pin function depends on bit PCR8, in PCR8.	
		(n = 7 to 0)

PCR8 _n	0	1
Pin function	P8 _n input pin	P8, output pin

8.9.4 Pin States

Table 8-25 shows the port 8 pin states in each operating mode.


Table 8-25Port 8 Pin States


Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
$P8_7$ to $P8_0$	High- impedance	Retains previous state	Retains previous state	High- impedance	Retains previous state	Functional	Functional

8.10 Port 9

8.10.1 Overview

Port 9 is a 4-bit I/O port. Figure 8-9 shows its pin configuration.





8.10.2 Register Configuration and Description

Table 8-26 shows the port 9 register configuration.

Table 8-26 Port 9 Registers

Name	Abbrev.	R/W	Initial Value	Address
Port data register 9	PDR9	R/W	H'00	H'FFDC
Port control register 9	PCR9	R	H'F0	H'FFEC

1. Port data register 9 (PDR9)

Bit	7	6	5	4	3	2	1	0
			_	_	P9 ₃	P9 ₂	P9 ₁	P9 ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	_	_	_	_	R/W	R/W	R/W	R/W

PDR9 is an 8-bit register that stores data for port 9 pins $P9_3$ to $P9_0$. If port 9 is read while PCR9 bits are set to 1, the values stored in PDR9 are read, regardless of the actual pin states. If port 9 is read while PCR9 bits are cleared to 0, the pin states are read.

Upon reset, PDR9 is initialized to H'F0.

2. Port control register 9 (PCR9)

Bit	7	6	5	4	3	2	1	0
	—	—	—		PCR9 ₃	PCR9 ₂	PCR9 ₁	PCR90
Initial value	1	1	1	1	0	0	0	0
Read/Write	_	_	_	_	W	W	W	W

PCR9 is an 8-bit register for controlling whether each of the port 9 pins $P9_3$ to $P9_0$ functions as an input pin or output pin. Setting a PCR9 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin.

Upon reset, PCR9 is initialized to H'F0.

PCR9 is a write-only register, which is always read as all 1s.

8.10.3 Pin Functions

Table 8-27 shows the port 9 pin functions.

Table 8-27Port 9 Pin Functions

Pin Pin Functions and Selection Method

 $P9_3$ to $P9_0$ The pin function depends on bit PCR9_n in PCR9.

(n = 3 to 0)

PCR9 _n	0	1
Pin function	P9 _n input pin	P9 _n output pin

8.10.4 Pin States

Table 8-28 shows the port 9 pin states in each operating mode.


Table 8-28 Port 9 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
$P9_3$ to $P9_0$	High- impedance	Retains previous state	Retains previous state	High- impedance	Retains previous state	Functional	Functional

8.11 Port A

8.11.1 Overview

Port A is a 4-bit I/O port, configured as shown in figure 8-10.





8.11.2 Register Configuration and Description

Table 8-29 shows the port A register configuration.

Table 8-29 Port A Registers

Name	Abbrev.	R/W	Initial Value	Address
Port data register A	PDRA	R/W	H'F0	H'FFDD
Port control register A	PCRA	W	H'F0	H'FFED

1. Port data register A (PDRA)

Bit	7	6	5	4	3	2	1	0
	—	—	—	_	PA ₃	PA ₂	PA ₁	PA ₀
Initial value	1	1	1	1	0	0	0	0
Read/Write	_	_	_	_	R/W	R/W	R/W	R/W

PDRA is an 8-bit register that stores data for port A pins PA_3 to PA_0 . If port A is read while PCRA bits are set to 1, the values stored in PDRA are read, regardless of the actual pin states. If port A is read while PCRA bits are cleared to 0, the pin states are read.

Upon reset, PDRA is initialized to H'FO.

2. Port control register A (PCRA)

Bit	7	6	5	4	3	2	1	0
	_	—	—		PCRA ₃	PCRA ₂	PCRA ₁	PCRA ₀
Initial value	1	1	1	1	0	0	0	0
Read/Write	—	—	—	_	R/W	R/W	R/W	R/W

PCRA controls whether each of port A pins PA_3 to PA_0 functions as an input pin or output pin. Setting a PCRA bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin.

Upon reset, PCRA is initialized to H'F0.

PCRA is a write-only register, which always reads all 1s.

8.11.3 Pin Functions

Table 8-30 shows the port A pin functions.

Table 8-30 Port A Pin Functions

Pin	Pin Functions and Selection Method		
PA_3 to PA_0	The pin function depends on bit PCRA _n in PCRA.		
		1	(- O)

(n = 3 to 0)

PCRAn	0	1
Pin function	PA _n input pin	PA _n output pin

8.11.4 Pin States

Table 8-31 shows the port A pin states in each operating mode.


Table 8-31 Port A Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
PA ₃ to PA ₀	High- impedance	Retains previous state	Retains previous state	High- impedance	Retains previous state	Functional	Functional

8.12 Port B

8.12.1 Overview

Port B is an 8-bit input-only port, configured as shown in figure 8-11.





8.12.2 Register Configuration and Description

Table 8-32 shows the port B register configuration.

Table 8-32 Port B Register


Name			Abbrev. R		R/W Addres		Address	5	
Port data register B		F	PDRB I		R I		H'FFDE	H'FFDE	
Port Data Regist Bit	er B (PDR 7	.B) 6	5	4	3	2	1	0	
	PB ₇	PB ₆	PB ₅	PB ₄	PB ₃	PB ₂	PB ₁	PB ₀	
Read/Write	R	R	R	R	R	R	R	R	

Reading PDRB always gives the pin states. However, if a port B pin is selected as an analog input channel for the A/D converter by AMR bits CH3 to CH0, that pin reads 0 regardless of the input voltage.

8.13 Input/Output Data Inversion Function

8.13.1 Overview

With input pins RXD_{31} , and RXD_{32} , and output pins TXD_{31} and TXD_{32} , the data can be handled in inverted form.





8.13.2 Register Configuration and Descriptions

Table 8.33 shows the registers used by the input/output data inversion function.

Table 8.33 Register Configuration

Name	Abbreviation	R/W	Initial Value	Address
Serial port control register	SPCR	R/W	H'C0	H'FF91

Serial Port Control Register (SPCR)

Bit	7	6	5	4	3	2	1	0
	—	—	SPC32	SPC31	SCINV3	SCINV2	SCINV1	SCINV0
Initial value	1	1	0	0	0	0	0	0
Read/Write	—	—	R/W	R/W	R/W	R/W	R/W	R/W

SPCR is an 8-bit readable/writable register that performs RXD₃₁, RXD₃₂, TXD₃₁, and TXD₃₂ pin input/output data inversion switching. SPCR is initialized to H'C0 by a reset.

Bits 7 and 6: Reserved bits

Bits 7 and 6 are reserved; they are always read as 1 and cannot be modified.

Bit 5: P4₂/TXD₃₂ pin function switch (SPC32)

This bit selects whether pin $P4_2/TXD_{32}$ is used as $P4_2$ or as TXD_{32} .

Bit 5 SPC32	Description	
0	Functions as $P4_2$ I/O pin	(initial value)
1	Functions as TXD ₃₂ output pin*	
Note: *	Set the TE bit in SCR3 after setting this bit to 1.	

Bit 4: P3_{5/}TXD₃₁ pin function switch (SPC31)

This bit selects whether pin $P3_5/TXD_{31}$ is used as $P3_5$ or as TXD_{31} .

Bit 4 SPC31	Description	
0	Functions as $P3_5$ I/O pin	(initial value)
1	Functions as TXD ₃₁ output pin*	
Note: *	Set the TE bit in SCR3 after setting this bit to 1.	

Bit 3: TXD₃₂ pin output data inversion switch

Bit 3 specifies whether or not TXD_{32} pin output data is to be inverted.

Bit 3		
SCINV3	Description	
0	TXD ₃₂ output data is not inverted	(initial value)
1	TXD ₃₂ output data is inverted	ï

Bit 2: RXD₃₂ pin input data inversion switch

Bit 2 specifies whether or not RXD₃₂ pin input data is to be inverted.

Bit 2 SCINV2	Description	
0	RXD ₃₂ input data is not inverted	(initial value)
1	RXD ₃₂ input data is inverted	, ,

Bit 1: TXD₃₁ pin output data inversion switch

Bit 1 specifies whether or not TXD₃₁ pin output data is to be inverted.

Bit 1 SCINV1	Description	
0	TXD ₃₁ output data is not inverted	(initial value)
1	TXD ₃₁ output data is inverted	

Bit 0: RXD₃₁ pin input data inversion switch

Bit 0 specifies whether or not RXD₃₁ pin input data is to be inverted.

Bit 0 SCINV0	Description	
0	RXD ₃₁ input data is not inverted	(initial value)
1	RXD ₃₁ input data is inverted	

8.13.3 Note on Modification of Serial Port Control Register

When a serial port control register is modified, the data being input or output up to that point is inverted immediately after the modification, and an invalid data change is input or output. When modifying a serial port control register, do so in a state in which data changes are invalidated

8.14 Application Note

8.14.1 The Management of the Un-Use Terminal

If an I/O pin not used by the user system is floating, pull it up or down.

- If an unused pin is an input pin, handle it in one of the following ways:
 - Pull it up to V_{CC} with an on-chip pull-up MOS.
 - Pull it up to V_{cc} with an external resister of approximately 100 k Ω .
 - Pull it down to V_{ss} with an external resister of approximately 100 k Ω .
- If an unused pin is an output pin, handle it in one of the following ways:
 - Set the output of the unused pin to high and pull it up to V_{CC} with an on-chip pull-up MOS.
 - Set the output of the unused pin to high and pull it up to V_{CC} with an external resister of approximately 100 k Ω .
 - Set the output of the unused pin to low and pull it down to V_{ss} with an external resister of approximately 100 k Ω .

Section 9 Timers

9.1 Overview

The H8/3937 Series and H8/3937R Series provide five timers: timers A, C, F, G, and a watchdog timer. The functions of these timers are outlined in table 9-1.

Table 9-1Timer Functions

Name	Functions	Internal Clock	Event Input Pin	Waveform Output Pin	Remarks
Timer A	 8-bit interval timer 	ø/8 to ø/8192	_	_	
	 Interval function 	(8 choices)			
	• Time base	ø _w /128 (choice of 4 overflow periods)			
	Clock output	$\emptyset/4$ to $\emptyset/32 \emptyset_W, \emptyset_W/4$ to $\emptyset_W/32$ (9 choices)		TMOW	-
Timer C	 8-bit timer Interval function Event counting function Up-count/down-count selectable 	ø/4 to ø/8192, ø _w /4 (7 choices)	TMIC	_	Up- count/ down-count controllable by software or hardware
Timer F	 16-bit timer Event counting function Also usable as two independent 8-bit timers Output compare output function 	ø/4 to ø/32, ø _w /4 (4 choices)	TMIF	TMOFL TMOFH	
Timer G	 8-bit timer Input capture function Interval function	ø/2 to ø/64, ø _w /4 (4 choices)	TMIG		Counter clearing option Built-in capture input signal
Watchdog timer	Reset signal generated when 8-bit counter overflows	ø/8192 øw/32	<u></u>	_	noise canceler

9.2 Timer A

9.2.1 Overview

Timer A is an 8-bit timer with interval timing and time-base functions. A clock signal divided from 76.8 kHz (if a 76.8 kHz crystal oscillator is connected), from 160 kHz (if a 160 kHz crystal oscillator is connected), or from the system clock, can be output at the TMOW pin.

1. Features

Features of timer A are given below.

- Choice of eight internal clock sources (ø/8192, ø/4096, ø/2048, ø/512, ø/256, ø/128, ø/32, ø/8).
- Choice of four overflow periods (\$\overline{\phi_w}\$/32768, \$\overline{\phi_w}\$/16384, \$\overline{\phi_w}\$/8192, \$\overline{\phi_w}\$/1024}\$) when timer A is used as a time base.
- An interrupt is requested when the counter overflows.
- Any of nine clock signals can be output at the TMOW pin: ϕ_w divided by 32, 16, 8, or 4 and the system clock divided by 32, 16, 8, or 4.
- Use of module standby mode enables this module to be placed in standby mode independently when not used.

2. Block diagram

Figure 9-1 shows a block diagram of timer A.




Figure 9-1 Block Diagram of Timer A

3. Pin configuration

Table 9-2 shows the timer A pin configuration.

Table 9-2Pin Configuration

Name	Abbrev.	I/O	Function
Clock output	TMOW	Output	Output of waveform generated by timer A output circuit

4. Register configuration

Table 9-3 shows the register configuration of timer A.

Table 9-3Timer A Registers

Name	Abbrev.	R/W	Initial Value	Address
Timer mode register A	TMA	R/W	H'10	H'FFB0
Timer counter A	TCA	R	H'00	H'FFB1
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FFFA
Subclock output select register	CWOSR	R/W	H'FE	H'FF92

9.2.2 Register Descriptions

1. Timer mode register A (TMA)

Bit	7	6	5	4	3	2	1	0
	TMA7	TMA6	TMA5	—	ТМАЗ	TMA2	TMA1	TMA0
Initial value	0	0	0	1	0	0	0	0
Read/Write	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W

TMA is an 8-bit read/write register for selecting the prescaler, input clock, and output clock.

Upon reset, TMA is initialized to H'10.

Bits 7 to 5: Clock output select (TMA7 to TMA5)

Bits 7 to 5 choose which of eight clock signals is output at the TMOW pin. The system clock divided by 32, 16, 8, or 4 can be output in active mode and sleep mode. A ϕ_w signal divided by 32, 16, 8, or 4 can be output in active mode, sleep mode, and subactive mode. ϕ_w is output in all modes except the reset state.

CWOSK	IWA				
cwos	Bit 7 TMA7	Bit 6 TMA6	Bit 5 TMA5	 Clock Output	
0	0	0	0	ø/32	(initial value)
			1	ø/16	
		1	0	ø/8	
			1	ø/4	
	1	0	0	ø _w /32	
			1	ø _w /16	
		1	0	ø _w /8	
			1	ø _w /4	
1	*	*	*	Ø _W	
					* Devilteren

CWOSR TMA

*: Don't care

Bit 4: Reserved bit

Bit 4 is reserved; it is always read as 1, and cannot be modified.

Bits 3 to 0: Internal clock select (TMA3 to TMA0)

Bits 3 to 0 select the clock input to TCA. The selection is made as follows.

				Description	
Bit 3 TMA3	Bit 2 TMA2	Bit 1 TMA1	Bit 0 TMA0	Prescaler and Divider Ratio or Overflow Period	Function
0	0	0	0	PSS, ø/8192 (initial value)	Interval timer
			1	PSS, ø/4096	_
		1	0	PSS, ø/2048	_
			1	PSS, ø/512	_
	1	0	0	PSS, ø/256	_
			1	PSS, ø/128	_
		1	0	PSS, ø/32	_
			1	PSS, ø/8	_
1	0	0	0	PSW, ø _w /32768	Time base
			1	PSW, ø _w /16384	(overflow period)
		1	0	PSW, ø _w /8192	_
			1	PSW, ø _w /1024	_
	1	0	0	PSW and TCA are reset	_
			1	_	
		1	0	_	
			1	_	

2. Timer counter A (TCA)

Bit	7	6	5	4	3	2	1	0
	TCA7	TCA6	TCA5	TCA4	TCA3	TCA2	TCA1	TCA0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

TCA is an 8-bit read-only up-counter, which is incremented by internal clock input. The clock source for input to this counter is selected by bits TMA3 to TMA0 in timer mode register A (TMA). TCA values can be read by the CPU in active mode, but cannot be read in subactive mode. When TCA overflows, the IRRTA bit in interrupt request register 1 (IRR1) is set to 1.

TCA is cleared by setting bits TMA3 and TMA2 of TMA to 11.

Upon reset, TCA is initialized to H'00.

3. Clock stop register 1 (CKSTPR1)

Bit	7	6	5	4	3	2	1	0
	S1CKSTP	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer A is described here. For details of the other bits, see the sections on the relevant modules.

Bit 0: Timer A module standby mode control (TACKSTP)

Bit 0 controls setting and clearing of module standby mode for timer A.

TACKSTP	Description	
0	Timer A is set to module standby mode	
1	Timer A module standby mode is cleared	(initial value)

4. Subclock Output Select Register (CWOSR)

Bit:	7	6	5	4	3	2	1	0
	_		—	—	—	—	—	CWOS
Initial value:	1	1	1	1	1	1	1	0
Read/Write:	_	_	_	_	_	_	_	R/W

CWOSR is an 8-bit read/write register that selects the clock to be output from the TMOW pin.

CWOSR is initialized to H'FE by a reset.

Bits 7 to 1: Reserved bits

Bits 7 to 1 are reserved; they are always read as 1 and cannot be modified.

Bit 0: TMOW pin clock select (CWOS)

Bit 0 selects the clock to be output from the TMOW pin.

Bit 0 CWOS	Description	
CW03	Description	
0	Clock output from timer A is output (see TMA)	(initial value)
1	ø _w is output	

9.2.3 Timer Operation

1. Interval timer operation

When bit TMA3 in timer mode register A (TMA) is cleared to 0, timer A functions as an 8-bit interval timer.

Upon reset, TCA is cleared to H'00 and bit TMA3 is cleared to 0, so up-counting and interval timing resume immediately. The clock input to timer A is selected by bits TMA2 to TMA0 in TMA; any of eight internal clock signals output by prescaler S can be selected.

After the count value in TCA reaches H'FF, the next clock signal input causes timer A to overflow, setting bit IRRTA to 1 in interrupt request register 1 (IRR1). If IENTA = 1 in interrupt enable register 1 (IENR1), a CPU interrupt is requested.*

At overflow, TCA returns to H'00 and starts counting up again. In this mode timer A functions as an interval timer that generates an overflow output at intervals of 256 input clock pulses.

Note: * For details on interrupts, see 3.3, Interrupts.

2. Time base operation

When bit TMA3 in TMA is set to 1, timer A functions as a time base by counting clock signals output by prescaler W. The overflow period of timer A is set by bits TMA1 and TMA0 in TMA. A choice of four periods is available. In time base operation (TMA3 = 1), setting bit TMA2 to 1 clears both TCA and prescaler W to their initial values of H'00.

3. Clock output

...

Setting bit TMOW in port mode register 1 (PMR1) to 1 causes a clock signal to be output at pin TMOW. Nine different clock output signals can be selected by means of bits TMA7 to TMA5 in TMA and bit CWOS in CWOSR. The system clock divided by 32, 16, 8, or 4 can be output in active mode and sleep mode. A ϕ_w signal divided by 32, 16, 8, or 4 can be output in active mode, sleep mode, subactive mode, and subsleep mode. The ϕ_w clock is output in all modes except the reset state.

9.2.4 Timer A Operation States

-

Table 9-4 summarizes the timer A operation states.

a. .

Table 9-4	Timer A Operation States	

Opera	tion Mode	Reset	Active	Sleep	Watch	Sub- active	Sub- sleep	Standby	Module Standby
TCA	Interval	Reset	Functions	Functions	Halted	Halted	Halted	Halted	Halted
	Time base	Reset	Functions	Functions	Functions	Functions	Functions	Halted	Halted
TMA		Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained

Note: When the time base function is selected as the internal clock of TCA in active mode or sleep mode, the internal clock is not synchronous with the system clock, so it is synchronized by a synchronizing circuit. This may result in a maximum error of 1/ø (s) in the count cycle.

9.2.5 Application Note

When bit 0 (TACKSTP) of the clock stop register 1 (CKSTPR1) is cleared to 0, bit 3 (TMA3) of the timer mode register A (TMA) cannot be rewritten.

Set bit 0 (TACKSTP) of the clock stop register 1 (CKSTPR1) to 1 before rewriting bit 3 (TMA3) of the timer mode register A (TMA).

9.3 Timer C

9.3.1 Overview

Timer C is an 8-bit timer that increments each time a clock pulse is input. This timer has two operation modes, interval and auto reload.


1. Features

Features of timer C are given below.

- Choice of seven internal clock sources (\$\vec{\phi}\$/8192, \$\vec{\phi}\$/2048, \$\vec{\phi}\$/512, \$\vec{\phi}\$/64, \$\vec{\phi}\$/16, \$\vec{\phi}\$/4, \$\vec{\phi}\$_W/4) or an external clock (can be used to count external events).
- An interrupt is requested when the counter overflows.
- Up/down-counter switching is possible by hardware or software.
- Subactive mode and subsleep mode operation is possible when $\phi_W/4$ is selected as the internal clock, or when an external clock is selected.
- Use of module standby mode enables this module to be placed in standby mode independently when not used.

2. Block diagram

Figure 9-2 shows a block diagram of timer C.





3. Pin configuration

Table 9-5 shows the timer C pin configuration.

Table 9-5Pin Configuration

Name	Abbrev.	I/O	Function
Timer C event input	TMIC	Input	Input pin for event input to TCC
Timer C up/down-count selection	UD	Input	Timer C up/down select

4. Register configuration

Table 9-6 shows the register configuration of timer C.

Table 9-6 Timer C Registers

Name	Abbrev.	R/W	Initial Value	Address
Timer mode register C	TMC	R/W	H'18	H'FFB4
Timer counter C	тсс	R	H'00	H'FFB5
Timer load register C	TLC	W	H'00	H'FFB5
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FFFA

9.3.2 Register Descriptions

1. Timer mode register C (TMC)

Bit	7	6	5	4	3	2	1	0
	TMC7	TMC6	TMC5	_	—	TMC2	TMC1	TMC0
Initial value	0	0	0	1	1	0	0	0
Read/Write	R/W	R/W	R/W	—	—	R/W	R/W	R/W

TMC is an 8-bit read/write register for selecting the auto-reload function and input clock, and performing up/down-counter control.

Upon reset, TMC is initialized to H'18.

Bit 7: Auto-reload function select (TMC7)

Bit 7 selects whether timer C is used as an interval timer or auto-reload timer.

Bit 7 TMC7	Description	
0	Interval timer function selected	(initial value)
1	Auto-reload function selected	

Bits 6 and 5: Counter up/down control (TMC6, TMC5)

Selects whether TCC up/down control is performed by hardware using UD pin input, or whether TCC functions as an up-counter or a down-counter.

Bit 6 TMC6	Bit 5 TMC5	Description	
0	0	TCC is an up-counter	(initial value)
0	1	TCC is a down-counter	
1	*	Hardware control by UD pin input UD pin input high: Down-counter UD pin input low: Up-counter	
			* D //

*: Don't care

Bits 4 and 3: Reserved bits

Bits 4 and 3 are reserved; they are always read as 1 and cannot be modified.

Bits 2 to 0: Clock select (TMC2 to TMC0)

Bits 2 to 0 select the clock input to TCC. For external event counting, either the rising or falling edge can be selected.

Bit 2	Bit 1	Bit 0		
TMC2	TMC1	TMC0	Description	
0	0	0	Internal clock: ø/8192	(initial value)
0	0	1	Internal clock: ø/2048	
0	1	0	Internal clock: ø/512	
0	1	1	Internal clock: ø/64	
1	0	0	Internal clock: ø/16	
1	0	1	Internal clock: ø/4	
1	1	0	Internal clock: ø _w /4	
1	1	1	External event (TMIC): rising or falling edge*	

Note: * The edge of the external event signal is selected by bit IEG1 in the IRQ edge select register (IEGR). See 1. IRQ edge select register (IEGR) in 3.3.2 for details. IRQ2 must be set to 1 in port mode register 1 (PMR1) before setting 111 in bits TMC2 to TMC0.

2. Timer counter C (TCC)

Bit	7	6	5	4	3	2	1	0
	TCC7	TCC6	TCC5	TCC4	тсс3	TCC2	TCC1	тссо
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

TCC is an 8-bit read-only up-counter, which is incremented by internal clock or external event input. The clock source for input to this counter is selected by bits TMC2 to TMC0 in timer mode register C (TMC). TCC values can be read by the CPU at any time.

When TCC overflows from H'FF to H'00 or to the value set in TLC, or underflows from H'00 to H'FF or to the value set in TLC, the IRRTC bit in IRR2 is set to 1.

TCC is allocated to the same address as TLC.

Upon reset, TCC is initialized to H'00.

3. Timer load register C (TLC)

Bit	7	6	5	4	3	2	1	0
	TLC7	TLC6	TLC5	TLC4	TLC3	TLC2	TLC1	TLC0
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

TLC is an 8-bit write-only register for setting the reload value of timer counter C (TCC).

When a reload value is set in TLC, the same value is loaded into timer counter C as well, and TCC starts counting up from that value. When TCC overflows or underflows during operation in auto-reload mode, the TLC value is loaded into TCC. Accordingly, overflow/underflow periods can be set within the range of 1 to 256 input clocks.

The same address is allocated to TLC as to TCC.

Upon reset, TLC is initialized to H'00.

4. Clock stop register 1 (CKSTPR1)

Bit	7	6	5	4	3	2	1	0
	S1CKSTP	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer C is described here. For details of the other bits, see the sections on the relevant modules.

Bit 1: Timer C module standby mode control (TCCKSTP)

Bit 1 controls setting and clearing of module standby mode for timer C.

TCCKSTP	Description	
0	Timer C is set to module standby mode	
1	Timer C module standby mode is cleared	(initial value)

9.3.3 Timer Operation

1. Interval timer operation

When bit TMC7 in timer mode register C (TMC) is cleared to 0, timer C functions as an 8-bit interval timer.

Upon reset, TCC is initialized to H'00 and TMC to H'18, so TCC continues up-counting as an interval up-counter without halting immediately after a reset. The timer C operating clock is selected from seven internal clock signals output by prescalers S and W, or an external clock input at pin TMIC. The selection is made by bits TMC2 to TMC0 in TMC.

TCC up/down-count control can be performed either by software or hardware. The selection is made by bits TMC6 and TMC5 in TMC.

After the count value in TCC reaches H'FF (H'00), the next clock input causes timer C to overflow (underflow), setting bit IRRTC to 1 in IRR2. If IENTC = 1 in interrupt enable register 2 (IENR2), a CPU interrupt is requested.

At overflow (underflow), TCC returns to H'00 (H'FF) and starts counting up (down) again.

During interval timer operation (TMC7 = 0), when a value is set in timer load register C (TLC), the same value is set in TCC.

Note: * For details on interrupts, see 3.3, Interrupts.

2. Auto-reload timer operation

Setting bit TMC7 in TMC to 1 causes timer C to function as an 8-bit auto-reload timer. When a reload value is set in TLC, the same value is loaded into TCC, becoming the value from which TCC starts its count.

After the count value in TCC reaches H'FF (H'00), the next clock signal input causes timer C to overflow/underflow. The TLC value is then loaded into TCC, and the count continues from that value. The overflow/underflow period can be set within a range from 1 to 256 input clocks, depending on the TLC value.

The clock sources, up/down control, and interrupts in auto-reload mode are the same as in interval mode.

In auto-reload mode (TMC7 = 1), when a new value is set in TLC, the TLC value is also set in TCC.

3. Event counter operation

Timer C can operate as an event counter, counting rising or falling edges of an external event signal input at pin TMIC. External event counting is selected by setting bits TMC2 to TMC0 in timer mode register C to all 1s (111).

When timer C is used to count external event input, , bit IRQ2 in PMR1 should be set to 1 and bit IEN2 in IENR1 cleared to 0 to disable interrupt IRQ2 requests.

4. TCC up/down control by hardware

With timer C, TCC up/down control can be performed by UD pin input. When bit TMC6 is set to 1 in TMC, TCC functions as an up-counter when UD pin input is high, and as a down-counter when low.

When using UD pin input, set bit UD to 1 in PMR3.

9.3.4 Timer C Operation States

Table 9-7 summarizes the timer C operation states.

Table 9-7Timer C Operation States

Operat	tion Mode	Reset	Active	Sleep	Watch	Sub- active	Sub- sleep	Standby	Module Standby
тсс	Interval	Reset	Functions	Functions	Halted	Functions/ Halted*	Functions/ Halted*	Halted	Halted
	Auto reload	Reset	Functions	Functions	Halted	Functions/ Halted*	Functions/ Halted*	Halted	Halted
TMC		Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained
Note:	the syst maintain 1/ø (s). select ø operate counter operate	em clock ned by a When th w/4 as th on any c when øv on the s	and interr synchroniz ne counter ne internal other interr v/8 has be	nal clock a zation circl is operate clock or so nal clock. en selecte , and the c	re mutuall uit. This re d in subac elect an ex If øw/4 is s d as subcl	ck in active y asynchro esults in a l tive mode tternal cloo selected as ock $ø_{SUB}$, th f the least	nous, syn maximum or subslee k. The co the intern ne lower 2	chronizatio count cycl p mode, e unter will r ial clock fo bits of the	on is e error of hither hot r the counter

9.4 Timer F

9.4.1 Overview

Timer F is a 16-bit timer with a built-in output compare function. As well as counting external events, timer F also provides for counter resetting, interrupt request generation, toggle output, etc., using compare match signals. Timer F can also be used as two independent 8-bit timers (timer FH and timer FL).

1. Features

Features of timer F are given below.

- Choice of four internal clock sources (Ø/32, Ø/16, Ø/4, Øw/4) or an external clock (can be used as an external event counter)
- TMOFH pin toggle output provided using a single compare match signal (toggle output initial value can be set)
- Counter resetting by a compare match signal
- Two interrupt sources: one compare match, one overflow
- Can operate as two independent 8-bit timers (timer FH and timer FL) (in 8-bit mode).

	Timer FH 8-Bit Timer*	Timer FL 8-Bit Timer/Event Counter
Internal clock	Choice of 4 (ø/32, ø/16, ø/4, øw/2	4)
Event input	—	TMIF pin
Toggle output	One compare match signal, output to TMOFH pin (initial value settable)	One compare match signal, output to TMOFL pin (initial value settable)
Counter reset	Counter can be reset by compare	match signal
Interrupt sources	One compare match One overflow	

Note: * When timer F operates as a 16-bit timer, it operates on the timer FL overflow signal.

- Operation in watch mode, subactive mode, and subsleep mode When øw/4 is selected as the internal clock, timer F can operate in watch mode, subactive mode, and subsleep mode.
- Use of module standby mode enables this module to be placed in standby mode independently when not used.

2. Block diagram

Figure 9-3 shows a block diagram of timer F.




Figure 9-3 Block Diagram of Timer F

3. Pin configuration

Table 9-8 shows the timer F pin configuration.

Table 9-8	Pin Configuration
-----------	-------------------

Name	Abbrev.	I/O	Function
Timer F event input	TMIF	Input	Event input pin for input to TCFL
Timer FH output	TMOFH	Output	Timer FH toggle output pin
Timer FL output	TMOFL	Output	Timer FL toggle output pin

4. Register configuration

Table 9-9 shows the register configuration of timer F.


Table 9-9Timer F Registers

Name	Abbrev.	R/W	Initial Value	Address
Timer control register F	TCRF	W	H'00	H'FFB6
Timer control/status register F	TCSRF	R/W	H'00	H'FFB7
8-bit timer counter FH	TCFH	R/W	H'00	H'FFB8
8-bit timer counter FL	TCFL	R/W	H'00	H'FFB9
Output compare register FH	OCRFH	R/W	H'FF	H'FFBA
Output compare register FL	OCRFL	R/W	H'FF	H'FFBB
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FFFA

9.4.2 Register Descriptions

- 1. 16-bit timer counter (TCF)
 - 8-bit timer counter (TCFH)

```
8-bit timer counter (TCFL)
```



TCF is a 16-bit read/write up-counter configured by cascaded connection of 8-bit timer counters TCFH and TCFL. In addition to the use of TCF as a 16-bit counter with TCFH as the upper 8 bits and TCFL as the lower 8 bits, TCFH and TCFL can also be used as independent 8-bit counters.

TCFH and TCFL can be read and written by the CPU, but when they are used in 16-bit mode, data transfer to and from the CPU is performed via a temporary register (TEMP). For details of TEMP, see 9.4.3, CPU Interface.

TCFH and TCFL are each initialized to H'00 upon reset.

a. 16-bit mode (TCF)

When CKSH2 is cleared to 0 in TCRF, TCF operates as a 16-bit counter. The TCF input clock is selected by bits CKSL2 to CKSL0 in TCRF.

TCF can be cleared in the event of a compare match by means of CCLRH in TCSRF. When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRF. If OVIEH in TCSRF is 1 at this time, IRRTFH is set to 1 in IRR2, and if IENTFH in IENR2 is 1, an interrupt request is sent to the CPU.

b. 8-bit mode (TCFL/TCFH)

When CKSH2 is set to 1 in TCRF, TCFH and TCFL operate as two independent 8-bit counters. The TCFH (TCFL) input clock is selected by bits CKSH2 to CKSH0 (CKSL2 to CKSL0) in TCRF.

TCFH (TCFL) can be cleared in the event of a compare match by means of CCLRH (CCLRL) in TCSRF.

When TCFH (TCFL) overflows from H'FF to H'00, OVFH (OVFL) is set to 1 in TCSRF. If OVIEH (OVIEL) in TCSRF is 1 at this time, IRRTFH (IRRTFL) is set to 1 in IRR2, and if IENTFH (IENTFL) in IENR2 is 1, an interrupt request is sent to the CPU.

16-bit output compare register (OCRF)
 8-bit output compare register (OCRFH)
 8-bit output compare register (OCRFL)

								OC	RF							
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	OCRFH								OC	RFL						

OCRF is a 16-bit read/write register composed of the two registers OCRFH and OCRFL. In addition to the use of OCRF as a 16-bit register with OCRFH as the upper 8 bits and OCRFL as the lower 8 bits, OCRFH and OCRFL can also be used as independent 8-bit registers.

OCRFH and OCRFL can be read and written by the CPU, but when they are used in 16-bit mode, data transfer to and from the CPU is performed via a temporary register (TEMP). For details of TEMP, see 9.4.3, CPU Interface.

OCRFH and OCRFL are each initialized to H'FF upon reset.

a. 16-bit mode (OCRF)

When CKSH2 is cleared to 0 in TCRF, OCRF operates as a 16-bit register. OCRF contents are constantly compared with TCF, and when both values match, CMFH is set to 1 in TCSRF. At the same time, IRRTFH is set to 1 in IRR2. If IENTFH in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

Toggle output can be provided from the TMOFH pin by means of compare matches, and the output level can be set (high or low) by means of TOLH in TCRF.

b. 8-bit mode (OCRFH/OCRFL)

When CKSH2 is set to 1 in TCRF, OCRFH and OCRFL operate as two independent 8-bit registers. OCRFH contents are compared with TCFH, and OCRFL contents are with TCFL. When the OCRFH (OCRFL) and TCFH (TCFL) values match, CMFH (CMFL) is set to 1 in TCSRF. At the same time, IRRTFH (IRRTFL) is set to 1 in IRR2. If IENTFH (IENTFL) in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

Toggle output can be provided from the TMOFH pin (TMOFL pin) by means of compare matches, and the output level can be set (high or low) by means of TOLH (TOLL) in TCRF.

3. Timer control register F (TCRF)

Bit:	7	6	5	4	3	2	1	0
	TOLH	CKSH2	CKSH1	CKSH0	TOLL	CKSL2	CKSL1	CKSL0
Initial value:	0	0	0	0	0	0	0	0
Read/Write:	W	W	W	W	W	W	W	W

TCRF is an 8-bit write-only register that switches between 16-bit mode and 8-bit mode, selects the input clock from among four internal clock sources or external event input, and sets the output level of the TMOFH and TMOFL pins.

TCRF is initialized to H'00 upon reset.

Bit 7: Toggle output level H (TOLH)

Bit 7 sets the TMOFH pin output level. The output level is effective immediately after this bit is written.

Bit 7 TOLH	Description	
0	Low level	(initial value)
1	High level	

Bits 6 to 4: Clock select H (CKSH2 to CKSH0)

Bits 6 to 4 select the clock input to TCFH from among four internal clock sources or TCFL overflow.

Bit 6 CKSH2	Bit 5 CKSH1	Bit 4 CKSH0	Description	
0	0	0	16-bit mode, counting on TCFL overflow signal	(initial value)
0	0	1		
0	1	0	_	
0	1	1	Not available	
1	0	0	Internal clock: counting on ø/32	
1	0	1	Internal clock: counting on ø/16	
1	1	0	Internal clock: counting on ø/4	
1	1	1	Internal clock: counting on øw/4	

*: Don't care

Bit 3: Toggle output level L (TOLL)

Bit 3 sets the TMOFL pin output level. The output level is effective immediately after this bit is written.

Bit 3 TOLL	Description	
0	Low level	(initial value)
1	High level	

Bits 2 to 0: Clock select L (CKSL2 to CKSL0)

Bits 2 to 0 select the clock input to TCFL from among four internal clock sources or external event input.

Bit 2 CKSL2	Bit 1 CKSL1	Bit 0 CKSL0	Description	
0	0	0	Counting on external event (TMIF) rising/falling	(initial value)
0	0	1	edge*1	
0	1	0	_	
0	1	1	Not available	
1	0	0	Internal clock: counting on ø/32	
1	0	1	Internal clock: counting on ø/16	
1	1	0	Internal clock: counting on ø/4	
1	1	1	Internal clock: counting on øw/4	
				* Don't coro

*: Don't care

 Note: 1. External event edge selection is set by IEG3 in the IRQ edge select register (IEGR). For details, see 1. IRQ edge select register (IEGR) in section 3.3.2.
 Note that the timer F counter may increment if the setting of IRQ3 in port mode register 1 (PMR1) is changed from 0 to 1 while the TMIF pin is low in order to change the TMIF pin function. 4. Timer control/status register F (TCSRF)

Bit:	7	6	5	4	3	2	1	0
	OVFH	CMFH	OVIEH	CCLRH	OVFL	CMFL	OVIEL	CCLRL
Initial value:	0	0	0	0	0	0	0	0
Read/Write:	R/(W)*	R/(W)*	R/W	R/W	R/(W)*	R/(W)*	R/W	R/W

Note: * Bits 7, 6, 3, and 2 can only be written with 0, for flag clearing.

TCSRF is an 8-bit read/write register that performs counter clear selection, overflow flag setting, and compare match flag setting, and controls enabling of overflow interrupt requests.

TCSRF is initialized to H'00 upon reset.

Bit 7: Timer overflow flag H (OVFH)

Bit 7 is a status flag indicating that TCFH has overflowed from H'FF to H'00. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 7 OVFH	Description	
0	Clearing conditions: After reading OVFH = 1, cleared by writing 0 to OVFH	(initial value)
1	Setting conditions: Set when TCFH overflows from H'FF to H'00	

Bit 6: Compare match flag H (CMFH)

Bit 6 is a status flag indicating that TCFH has matched OCRFH. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 6 CMFH	Description	
0	Clearing conditions: After reading CMFH = 1, cleared by writing 0 to CMFH	(initial value)
1	Setting conditions: Set when the TCFH value matches the OCRFH value	

Bit 5: Timer overflow interrupt enable H (OVIEH)

Bit 5 selects enabling or disabling of interrupt generation when TCFH overflows.

Bit 5 OVIEH	Description	
0	TCFH overflow interrupt request is disabled	(initial value)
1	TCFH overflow interrupt request is enabled	

Bit 4: Counter clear H (CCLRH)

In 8-bit mode, bit 4 selects whether TCF is cleared when TCF and OCRF match.

In 8-bit mode, bit 4 selects whether TCFH is cleared when TCFH and OCRFH match.

Bit 4 CCLRH	Description	
0	16-bit mode: TCF clearing by compare match is disabled 8-bit mode: TCFH clearing by compare match is disabled	(initial value)
1	16-bit mode: TCF clearing by compare match is enabled 8-bit mode: TCFH clearing by compare match is enabled	

Bit 3: Timer overflow flag L (OVFL)

Bit 3 is a status flag indicating that TCFL has overflowed from H'FF to H'00. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 3 OVFL	Description	
0	Clearing conditions: After reading OVFL = 1, cleared by writing 0 to OVFL	(initial value)
1	Setting conditions: Set when TCFL overflows from H'FF to H'00	

Bit 2: Compare match flag L (CMFL)

Bit 2 is a status flag indicating that TCFL has matched OCRFL. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 2 CMFL	Description	
0	Clearing conditions: After reading CMFL = 1, cleared by writing 0 to CMFL	(initial value)
1	Setting conditions: Set when the TCFL value matches the OCRFL value	

Bit 1: Timer overflow interrupt enable L (OVIEL)

Bit 1 selects enabling or disabling of interrupt generation when TCFL overflows.

Bit 1 OVIEL	Description	
0	TCFL overflow interrupt request is disabled	(initial value)
1	TCFL overflow interrupt request is enabled	

Bit 0: Counter clear L (CCLRL)

Bit 0 selects whether TCFL is cleared when TCFL and OCRFL match.

Bit 0 CCLRL	Description	
0	TCFL clearing by compare match is disabled	(initial value)
1	TCFL clearing by compare match is enabled	

5. Clock stop register 1 (CKSTPR1)

Bit	7	6	5	4	3	2	1	0
	S1CKSTP	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer F is described here. For details of the other bits, see the sections on the relevant modules.

Bit 2: Timer F module standby mode control (TFCKSTP)

Bit 2 controls setting and clearing of module standby mode for timer F.

TFCKSTP	Description	
0	Timer F is set to module standby mode	
1	Timer F module standby mode is cleared	(initial value)

9.4.3 CPU Interface

TCF and OCRF are 16-bit read/write registers, but the CPU is connected to the on-chip peripheral modules by an 8-bit data bus. When the CPU accesses these registers, it therefore uses an 8-bit temporary register (TEMP).

In 16-bit mode, TCF read/write access and OCRF write access must be performed 16 bits at a time (using two consecutive byte-size MOV instructions), and the upper byte must be accessed before the lower byte. Data will not be transferred correctly if only the upper byte or only the lower byte is accessed.

In 8-bit mode, there are no restrictions on the order of access.

1. Write access

Write access to the upper byte results in transfer of the upper-byte write data to TEMP. Next, write access to the lower byte results in transfer of the data in TEMP to the upper register byte, and direct transfer of the lower-byte write data to the lower register byte.

Figure 9-4 shows an example in which H'AA55 is written to TCF.





Figure 9-4 Write Access to TCF (CPU \rightarrow TCF)

2. Read access

In access to TCF, when the upper byte is read the upper-byte data is transferred directly to the CPU and the lower-byte data is transferred to TEMP. Next, when the lower byte is read, the lower-byte data in TEMP is transferred to the CPU.

In access to OCRF, when the upper byte is read the upper-byte data is transferred directly to the CPU. When the lower byte is read, the lower-byte data is transferred directly to the CPU.

Figure 9-5 shows an example in which TCF is read when it contains H'AAFF.



9.4.4 Operation

Timer F is a 16-bit counter that increments on each input clock pulse. The timer F value is constantly compared with the value set in output compare register F, and the counter can be cleared, an interrupt requested, or port output toggled, when the two values match. Timer F can also function as two independent 8-bit timers.

1. Timer F operation

Timer F has two operating modes, 16-bit timer mode and 8-bit timer mode. The operation in each of these modes is described below.

a. Operation in 16-bit timer mode

When CKSH2 is cleared to 0 in timer control register F (TCRF), timer F operates as a 16bit timer.

Following a reset, timer counter F (TCF) is initialized to H'0000, output compare register F (OCRF) to H'FFFF, and timer control register F (TCRF) and timer control/status register F (TCSRF) to H'00. The counter starts incrementing on external event (TMIF) input. The external event edge selection is set by IEG3 in the IRQ edge select register (IEGR).

The timer F operating clock can be selected from four internal clocks output by prescaler S or an external clock by means of bits CKSL2 to CKSL0 in TCRF.

OCRF contents are constantly compared with TCF, and when both values match, CMFH is set to 1 in TCSRF. If IENTFH in IENR2 is 1 at this time, an interrupt request is sent to the CPU, and at the same time, TMOFH pin output is toggled. If CCLRH in TCSRF is 1, TCF is cleared. TMOFH pin output can also be set by TOLH in TCRF.

When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRF. If OVIEH in TCSRF and IENTFH in IENR2 are both 1, an interrupt request is sent to the CPU.

b. Operation in 8-bit timer mode

When CKSH2 is set to 1 in TCRF, TCF operates as two independent 8-bit timers, TCFH and TCFL. The TCFH/TCFL input clock is selected by CKSH2 to CKSH0/CKSL2 to CKSL0 in TCRF.

When the OCRFH/OCRFL and TCFH/TCFL values match, CMFH/CMFL is set to 1 in TCSRF. If IENTFH/IENTFL in IENR2 is 1, an interrupt request is sent to the CPU, and at the same time, TMOFH pin/TMOFL pin output is toggled. If CCLRH/CCLRL in TCSRF is 1, TCFH/TCFL is cleared. TMOFH pin/TMOFL pin output can also be set by TOLH/TOLL in TCRF.

When TCFH/TCFL overflows from H'FF to H'00, OVFH/OVFL is set to 1 in TCSRF. If OVIEH/OVIEL in TCSRF and IENTFH/IENTFL in IENR2 are both 1, an interrupt request is sent to the CPU.

2. TCF increment timing

TCF is incremented by clock input (internal clock or external event input).

a. Internal clock operation

Bits CKSH2 to CKSH0 or CKSL2 to CKSL0 in TCRF select one of four internal clock sources ($\phi/32$, $\phi/16$, $\phi/4$, or ϕ w/4) created by dividing the system clock (ϕ or ϕ w).

b. External event operation

External event input is selected by clearing CKSL2 to 0 in TCRF. TCF can increment on either the rising or falling edge of external event input. External event edge selection is set by IEG3 in the interrupt controller's IEGR register. An external event pulse width of at least 2 system clocks (ø) is necessary. Shorter pulses will not be counted correctly.

3. TMOFH/TMOFL output timing

In TMOFH/TMOFL output, the value set in TOLH/TOLL in TCRF is output. The output is toggled by the occurrence of a compare match. Figure 9-6 shows the output timing.




Figure 9-6 TMOFH/TMOFL Output Timing

4. TCF clear timing

TCF can be cleared by a compare match with OCRF.

5. Timer overflow flag (OVF) set timing

OVF is set to 1 when TCF overflows from H'FFFF to H'0000.

6. Compare match flag set timing

The compare match flag (CMFH or CMFL) is set to 1 when the TCF and OCRF values match. The compare match signal is generated in the last state during which the values match (when TCF is updated from the matching value to a new value). When TCF matches OCRF, the compare match signal is not generated until the next counter clock.

7. Timer F operation modes

Timer F operation modes are shown in table 9-10.

Operation Mode	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module Standby
TCF	Reset	Functions	Functions	Functions/ Halted*	Functions/ Halted*	Functions/ Halted*	Halted	Halted
OCRF	Reset	Functions	Held	Held	Functions	Held	Held	Held
TCRF	Reset	Functions	Held	Held	Functions	Held	Held	Held
TCSRF	Reset	Functions	Held	Held	Functions	Held	Held	Held

Table 9-10 Timer F Operation Modes

Note: * When ø_w/4 is selected as the TCF internal clock in active mode or sleep mode, since the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count cycle error of 1/ø (s). When the counter is operated in subactive mode, watch mode, or subsleep mode, ø_w/4 must be selected as the internal clock. The counter will not operate if any other internal clock is selected.

9.4.5 Application Notes

The following types of contention and operation can occur when timer F is used.

1. 16-bit timer mode

In toggle output, TMOFH pin output is toggled when all 16 bits match and a compare match signal is generated. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLH data is output to the TMOFH pin as a result of the TCRF write. TMOFL pin output is unstable in 16-bit mode, and should not be used; the TMOFL pin should be used as a port pin.

If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. As the compare match signal is output in synchronization with the TCFL clock, a compare match will not result in compare match signal generation if the clock is stopped.

Compare match flag CMFH is set when all 16 bits match and a compare match signal is generated. Compare match flag CMFL is set if the setting conditions for the lower 8 bits are satisfied.

When TCF overflows, OVFH is set. OVFL is set if the setting conditions are satisfied when the lower 8 bits overflow. If a TCFL write and overflow signal output occur simultaneously, the overflow signal is not output.

2. 8-bit timer mode

a. TCFH, OCRFH

In toggle output, TMOFH pin output is toggled when a compare match occurs. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLH data is output to the TMOFH pin as a result of the TCRF write. If an OCRFH write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. The compare match signal is output in synchronization with the TCFH clock.

If a TCFH write and overflow signal output occur simultaneously, the overflow signal is not output.

b. TCFL, OCRFL

In toggle output, TMOFL pin output is toggled when a compare match occurs. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLL data is output to the TMOFL pin as a result of the TCRF write.

If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. As the compare match signal is output in synchronization with the TCFL clock, a compare match will not result in compare match signal generation if the clock is stopped.

If a TCFL write and overflow signal output occur simultaneously, the overflow signal is not output.

3. Clear timer FH, timer FL interrupt request flags (IRRTFH, IRRTFL), timer overflow flags H, L (OVFH, OVFL) and compare match flags H, L (CMFH, CMFL)

When øw/4 is selected as the internal clock, "Interrupt factor generation signal" will be operated with øw and the signal will be outputted with øw width. And, "Overflow signal" and "Compare match signal" are controlled with 2 cycles of øw signals. Those signals are outputted with 2 cycles width of øw (figure 9-7)

In active (high-speed, medium-speed) mode, even if you cleared interrupt request flag during the term of validity of "Interrupt factor generation signal", same interrupt request flag is set. (figure 9-71) And, you cannot be cleared timer overflow flag and compare match flag during the term of validity of "Overflow signal" and "Compare match signal".

For interrupt request flag is set right after interrupt request is cleared, interrupt process to one time timer FH, timer FL interrupt might be repeated. (figure 9-7 2) Therefore, to definitely clear interrupt request flag in active (high-speed, medium-speed) mode, clear should be processed after the time that calculated with below (1) formula. And, to definitely clear timer overflow flag and compare match flag, clear should be processed after read timer control status register F (TCSRF) after the time that calculated with below (1) formula. For ST of (1) formula, please substitute the longest number of execution states in used instruction. (10 states of RTE instruction when MULXU, DIVXU instruction is not used, 14 states when MULXU, DIVXU instruction is used) In subactive mode, there are not limitation for interrupt request flag, timer overflow flag, and compare match flag clear.

The term of validity of "Interrupt factor generation signal"

= 1 cycle of ϕ w + waiting time for completion of executing instruction + interrupt time synchronized with $\phi = 1/\phi$ w + ST × (1/ ϕ) + (2/ ϕ) (second).....(1)

ST: Executing number of execution states

Method 1 is recommended to operate for time efficiency.

Method 1

- 1. Prohibit interrupt in interrupt handling routine (set IENFH, IENFL to 0).
- 2. After program process returned normal handling, clear interrupt request flags (IRRTFH, IRRTFL) after more than that calculated with (1) formula.

- 3. After read timer control status register F (TCSRF), clear timer overflow flags (OVFH, OVFL) and compare match flags (CMFH, CMFL).
- 4. Operate interrupt permission (set IENFH, IENFL to 1).
- Method 2
- 1. Set interrupt handling routine time to more than time that calculated with (1) formula.
- 2. Clear interrupt request flags (IRRTFH, IRRTFL) at the end of interrupt handling routine.
- 3. After read timer control status register F (TCSRF), clear timer overflow flags (OVFH, OVFL) and compare match flags (CMFH, CMFL).

All above attentions are also applied in 16-bit mode and 8-bit mode.




Figure 9-7 Clear Interrupt Request Flag when Interrupt Factor Generation Signal is Valid

4. Timer counter (TCF) read/write

When ϕ w/4 is selected as the internal clock in active (high-speed, medium-speed) mode, write on TCF is impossible. And, when read TCF, as the system clock and internal clock are mutually asynchronous, TCF synchronizes with synchronization circuit. This results in a maximum TCF read value error of ±1.

When read/write TCF in active (high-speed, medium-speed) mode is needed, please select internal clock except for øw/4 before read/write.

In subactive mode, even øw/4 is selected as the internal clock, normal read/write TCF is possible.

9.5 Timer G

9.5.1 Overview

Timer G is an 8-bit timer with dedicated input capture functions for the rising/falling edges of pulses input from the input capture input pin (input capture input signal). High-frequency component noise in the input capture input signal can be eliminated by a noise canceler, enabling accurate measurement of the input capture input signal duty cycle. If input capture input is not set, timer G functions as an 8-bit interval timer.

1. Features

Features of timer G are given below.

- Choice of four internal clock sources (ø/64, ø/32, ø/2, øw/2)
- Dedicated input capture functions for rising and falling edges
- Level detection at counter overflow It is possible to detect whether overflow occurred when the input capture input signal was high or when it was low.
- Selection of whether or not the counter value is to be cleared at the input capture input signal rising edge, falling edge, or both edges
- Two interrupt sources: one input capture, one overflow. The input capture input signal rising or falling edge can be selected as the interrupt source.
- A built-in noise canceler eliminates high-frequency component noise in the input capture input signal.
- Watch mode, subactive mode and subsleep mode operation is possible when $\phi w/2$ is selected as the internal clock.
- Use of module standby mode enables this module to be placed in standby mode independently when not used.

2. Block diagram

Figure 9-8 shows a block diagram of timer G.




Figure 9-8 Block Diagram of Timer G

3. Pin configuration

Table 9-11 shows the timer G pin configuration.

Table 9-11Pin Configuration

Name	Abbrev.	I/O	Function
Input capture input	TMIG	Input	Input capture input pin

4. Register configuration

Table 9-12 shows the register configuration of timer G.

Table 9-12 Timer G Registers

Name	Abbrev.	R/W	Initial Value	Address
Timer control register G	TMG	R/W	H'00	H'FFBC
Timer counter G	TCG	_	H'00	_
Input capture register GF	ICRGF	R	H'00	H'FFBD
Input capture register GR	ICRGR	R	H'00	H'FFBE
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FFFA

9.5.2 Register Descriptions

1. Timer counter (TCG)

Bit:	7	6	5	4	3	2	1	0
	TCG7	TCG6	TCG5	TCG4	TCG3	TCG2	TCG1	TCG0
Initial value:	0	0	0	0	0	0	0	0
Read/Write:	_	_	—	_	_	_	_	_

TCG is an 8-bit up-counter which is incremented by clock input. The input clock is selected by bits CKS1 and CKS0 in TMG.

TMIG in PMR1 is set to 1 to operate TCG as an input capture timer, or cleared to 0 to operate TCG as an interval timer*. In input capture timer operation, the TCG value can be cleared by the rising edge, falling edge, or both edges of the input capture input signal, according to the setting made in TMG.

When TCG overflows from H'FF to H'00, if OVIE in TMG is 1, IRRTG is set to 1 in IRR2, and if IENTG in IENR2 is 1, an interrupt request is sent to the CPU.

For details of the interrupt, see 3.3, Interrupts.

TCG cannot be read or written by the CPU. It is initialized to H'00 upon reset.

Note: * An input capture signal may be generated when TMIG is modified.

2. Input capture register GF (ICRGF)

Bit:	7	

Bit:	7	6	5	4	3	2	1	0
	ICRGF7	ICRGF6	ICRGF5	ICRGF4	ICRGF3	ICRGF2	ICRGF1	ICRGF0
Initial value:	0	0	0	0	0	0	0	0
Read/Write:	R	R	R	R	R	R	R	R

ICRGF is an 8-bit read-only register. When a falling edge of the input capture input signal is detected, the current TCG value is transferred to ICRGF. If IIEGS in TMG is 1 at this time, IRRTG is set to 1 in IRR2, and if IENTG in IENR2 is 1, an interrupt request is sent to the CPU.

For details of the interrupt, see 3.3, Interrupts.

To ensure dependable input capture operation, the pulse width of the input capture input signal must be at least 2ϕ or $2\phi_{SUB}$ (when the noise canceler is not used).

ICRGF is initialized to H'00 upon reset.

3. Input capture register GR (ICRGR)

Bit:	7	6	5	4	3	2	1	0
	ICRGR7	ICRGR6	ICRGR5	ICRGR4	ICRGR3	ICRGR2	ICRGR1	ICRGR0
Initial value:	0	0	0	0	0	0	0	0
Read/Write:	R	R	R	R	R	R	R	R

ICRGR is an 8-bit read-only register. When a rising edge of the input capture input signal is detected, the current TCG value is transferred to ICRGR. If IIEGS in TMG is 1 at this time, IRRTG is set to 1 in IRR2, and if IENTG in IENR2 is 1, an interrupt request is sent to the CPU.

For details of the interrupt, see 3.3, Interrupts.

To ensure dependable input capture operation, the pulse width of the input capture input signal must be at least 2ϕ or $2\phi_{SUB}$ (when the noise canceler is not used).

ICRGR is initialized to H'00 upon reset.

4. Timer mode register G (TMG)

Bit:	7	6	5	4	3	2	1	0		
	OVFH	OVFL	OVIE	IIEGS	CCLR1	CCLR0	CKS1	CKS0		
Initial value:	0	0	0	0	0	0	0	0		
Read/Write:	R/(W)*	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W		
Noto: * Bite	Note: * Rite 7 and 6 can only be written with 0, for flag clearing									

Note: * Bits 7 and 6 can only be written with 0, for flag clearing.

TMG is an 8-bit read/write register that performs TCG clock selection from four internal clock sources, counter clear selection, and edge selection for the input capture input signal interrupt request, controls enabling of overflow interrupt requests, and also contains the overflow flags.

TMG is initialized to H'00 upon reset.

Bit 7: Timer overflow flag H (OVFH)

Bit 7 is a status flag indicating that TCG has overflowed from H'FF to H'00 when the input capture input signal is high. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 7 OVFH	Description	
0	Clearing conditions: After reading OVFH = 1, cleared by writing 0 to OVFH	(initial value)
1	Setting conditions: Set when TCG overflows from H'FF to H'00	

Bit 6: Timer overflow flag L (OVFL)

Bit 6 is a status flag indicating that TCG has overflowed from H'FF to H'00 when the input capture input signal is low, or in interval operation. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 6 OVFL	Description	
0	Clearing conditions: After reading OVFL = 1, cleared by writing 0 to OVFL	(initial value)
1	Setting conditions: Set when TCG overflows from H'FF to H'00	

Bit 5: Timer overflow interrupt enable (OVIE)

Bit 5 selects enabling or disabling of interrupt generation when TCG overflows.

Bit 5 OVIE	Description	
0	TCG overflow interrupt request is disabled	(initial value)
1	TCG overflow interrupt request is enabled	ü

Bit 4: Input capture interrupt edge select (IIEGS)

Bit 4 selects the input capture input signal edge that generates an interrupt request.

Bit 4		
IIEGS	Description	
0	Interrupt generated on rising edge of input capture input signal	(initial value)
1	Interrupt generated on falling edge of input capture input signal	

Bits 3 and 2: Counter clear 1 and 0 (CCLR1, CCLR0)

Bits 3 and 2 specify whether or not TCG is cleared by the rising edge, falling edge, or both edges of the input capture input signal.

Bit 3 CCLR1	Bit 2 CCLR0	Description	
0	0	TCG clearing is disabled	(initial value)
0	1	TCG cleared by falling edge of input capture input signal	
1	0	TCG cleared by rising edge of input capture input signal	
1	1	TCG cleared by both edges of input capture input signal	

Bits 1 and 0: Clock select (CKS1, CKS0)

Bits 1 and 0 select the clock input to TCG from among four internal clock sources.

Bit 1 CKS1	Bit 0 CKS0	Description	
0	0	Internal clock: counting on ø/64	(initial value)
0	1	Internal clock: counting on ø/32	
1	0	Internal clock: counting on ø/2	
1	1	Internal clock: counting on øw/4	

5.	Clock stop	register 1	(CKSTPR1)
----	------------	------------	-----------

Bit	7	6	5	4	3	2	1	0
	S1CKSTP	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer G is described here. For details of the other bits, see the sections on the relevant modules.

Bit 3: Timer G module standby mode control (TGCKSTP)

Bit 3 controls setting and clearing of module standby mode for timer G.

TGCKSTP	Description	
0	Timer G is set to module standby mode	
1	Timer G module standby mode is cleared	(initial value)

9.5.3 Noise Canceler

The noise canceler consists of a digital low-pass filter that eliminates high-frequency component noise from the pulses input from the input capture input pin. The noise canceler is set by NCS* in PMR3.

Figure 9-9 shows a block diagram of the noise canceler.




Figure 9-9 Noise Canceler Block Diagram

The noise canceler consists of five latch circuits connected in series and a match detector circuit. When the noise cancellation function is not used (NCS = 0), the system clock is selected as the sampling clock When the noise cancellation function is used (NCS = 1), the sampling clock is the internal clock selected by CKS1 and CKS0 in TMG, the input capture input is sampled on the rising edge of this clock, and the data is judged to be correct when all the latch outputs match. If all the outputs do not match, the previous value is retained. After a reset, the noise canceler output is initialized when the falling edge of the input capture input signal has been sampled five times. Therefore, after making a setting for use of the noise cancellation function, a pulse with at least five times the width of the sampling clock is a dependable input capture signal. Even if noise cancellation is not used, an input capture input signal pulse width of at least 2ø or $2ø_{SUB}$ is necessary to ensure that input capture operations are performed properly

Note: * An input capture signal may be generated when the NCS bit is modified.

Figure 9-10 shows an example of noise canceler timing.

In this example, high-level input of less than five times the width of the sampling clock at the input capture input pin is eliminated as noise.




Figure 9-10 Noise Canceler Timing (Example)

9.5.4 Operation

Timer G is an 8-bit timer with built-in input capture and interval functions.

1. Timer G functions

Timer G is an 8-bit up-counter with two functions, an input capture timer function and an interval timer function.

The operation of these two functions is described below.

a. Input capture timer operation

When the TMIG bit is set to 1 in port mode register 1 (PMR1), timer G functions as an input capture timer*.

In a reset, timer mode register G (TMG), timer counter G (TCG), input capture register GF (ICRGF), and input capture register GR (ICRGR) are all initialized to H'00.

Following a reset, TCG starts incrementing on the Ø/64 internal clock.

The input clock can be selected from four internal clock sources by bits CKS1 and CKS0 in TMG.

When a rising edge/falling edge is detected in the input capture signal input from the TMIG pin, the TCG value at that time is transferred to ICRGR/ICRGF. When the edge selected by IIEGS in TMG is input, IRRTG is set to 1 in IRR2, and if the IENTG bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU. For details of the interrupt, see 3.3., Interrupts.

TCG can be cleared by a rising edge, falling edge, or both edges of the input capture signal, according to the setting of bits CCLR1 and CCLR0 in TMG. If TCG overflows when the input capture signal is high, the OVFH bit is set in TMG; if TCG overflows when the input capture signal is low, the OVFL bit is set in TMG. If the OVIE bit in TMG is 1 when these bits are set, IRRTG is set to 1 in IRR2, and if the IENTG bit in IENR2 is 1, timer G sends an interrupt request to the CPU. For details of the interrupt, see 3.3., Interrupts.

Timer G has a built-in noise canceler that enables high-frequency component noise to be eliminated from pulses input from the TMIG pin. For details, see 9.5.3, Noise Canceler.

Note: * An input capture signal may be generated when TMIG is modified.

b. Interval timer operation

When the TMIG bit is cleared to 0 in PMR1, timer G functions as an interval timer. Following a reset, TCG starts incrementing on the Ø/64 internal clock. The input clock can be selected from four internal clock sources by bits CKS1 and CKS0 in TMG. TCG increments on the selected clock, and when it overflows from H'FF to H'00, the OVFL bit is set to 1 in TMG. If the OVIE bit in TMG is 1 at this time, IRRTG is set to 1 in IRR2, and if the IENTG bit in IENR2 is 1, timer G sends an interrupt request to the CPU. For details of the interrupt, see 3.3., Interrupts.

2. Increment timing

TCG is incremented by internal clock input. Bits CKS1 and CKS0 in TMG select one of four internal clock sources ($\phi/64$, $\phi/32$, $\phi/2$, or $\phi w/4$) created by dividing the system clock (ϕ) or watch clock (ϕw).

- 3. Input capture input timing
 - a. Without noise cancellation function

For input capture input, dedicated input capture functions are provided for rising and falling edges.

Figure 9-11 shows the timing for rising/falling edge input capture input.




Figure 9-11 Input Capture Input Timing (without Noise Cancellation Function)

b. With noise cancellation function

When noise cancellation is performed on the input capture input, the passage of the input capture signal through the noise canceler results in a delay of five sampling clock cycles from the input capture input signal edge.

Figure 9-12 shows the timing in this case.

Input capture input signal	
Sampling clock	
Noise canceler output	
Input capture signal R	

Figure 9-12 Input Capture Input Timing (with Noise Cancellation Function)

4. Timing of input capture by input capture input

Figure 9-13 shows the timing of input capture by input capture input




Figure 9-13 Timing of Input Capture by Input Capture Input

5. TGC clear timing

TCG can be cleared by the rising edge, falling edge, or both edges of the input capture input signal.

Figure 9-14 shows the timing for clearing by both edges.




Figure 9-14 TCG Clear Timing

6. Timer G operation modes

Timer G operation modes are shown in table 9-13.

Table 9-13 Timer G Operation Modes

Operat	tion Mode	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module Standby
TCG	Input capture	Reset	Functions*	Functions*	Functions/ halted*	Functions/ halted*	Functions/ halted*	Halted	Halted
	Interval	Reset	Functions*	Functions*	Functions/ halted*	Functions/ halted*	Functions/ halted*	Halted	Halted
ICRGF		Reset	Functions*	Functions*	Functions/ halted*	Functions/ halted*	Functions/ halted*	Held	Held
ICRGR	2	Reset	Functions*	Functions*	Functions/ halted*	Functions/ halted*	Functions/ halted*	Held	Held
TMG		Reset	Functions	Held	Held	Functions	Held	Held	Held

Note: * When øw/4 is selected as the TCG internal clock in active mode or sleep mode, since the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count cycle error of 1/ø(s). When øw/4 is selected as the TCG internal clock in watch mode, TCG and the noise canceler operate on the øw/4 internal clock without regard to the ø subclock (øw/8, øw/4, øw/2). Note that when another internal clock is selected, TCG and the noise canceler do not operate, and input of the input capture input signal does not result in input capture.

To operate the timer G in subactive mode or subsleep mode, select @w/4 as the TCG internal clock and @w/2 as the subclock $@_{SUB}$. Note that when other internal clock is selected, or when @w/8 or @w/4 is selected as the subclock $@_{SUB}$, TCG and the noise canceler do not operate.

9.5.5 Application Notes

1. Internal clock switching and TCG operation

Depending on the timing, TCG may be incremented by a switch between difference internal clock sources. Table 9-14 shows the relation between internal clock switchover timing (by write to bits CKS1 and CKS0) and TCG operation.


When TCG is internally clocked, an increment pulse is generated on detection of the falling edge of an internal clock signal, which is divided from the system clock (ϕ) or subclock (ϕ w). For this reason, in a case like No. 3 in table 9-14 where the switch is from a high clock signal to a low clock signal, the switchover is seen as a falling edge, causing TCG to increment.

Clock Levels Before and After TCG Operation Modifying Bits CKS1 and CKS0 No. 1 Goes from low level to low level Clock before switching Clock after switching Count clock TCG Ν N+1 Write to CKS1 and CKS0 2 Goes from low level to high level Clock before switching Clock before switching Count clock Ν N+1 TCG N+2 Write to CKS1 and CKS0 3 Goes from high level to low level Clock before switching Clock before switching Count clock TCG Ν N+1 N+2 Write to CKS1 and CKS0

Table 9-14 Internal Clock Switching and TCG Operation

Clock Levels Before and After No. Modifying Bits CKS1 and CKS0

TCG Operation



Note: * The switchover is seen as a falling edge, and TCG is incremented.

2. Notes on port mode register modification

The following points should be noted when a port mode register is modified to switch the input capture function or the input capture input noise canceler function.

• Switching input capture input pin function

Note that when the pin function is switched by modifying TMIG in port mode register 1 (PMR1), which performs input capture input pin control, an edge will be regarded as having been input at the pin even though no valid edge has actually been input. Input capture input signal input edges, and the conditions for their occurrence, are summarized in table 9-15.

Table 9-15Input Capture Input Signal Input Edges Due to Input Capture Input Pin
Switching, and Conditions for Their Occurrence

Input Capture Input Signal Input Edge	Conditions
Generation of rising edge	When TMIG is modified from 0 to 1 while the TMIG pin is high
	When NCS is modified from 0 to 1 while the TMIG pin is high, then TMIG is modified from 0 to 1 before the signal is sampled five times by the noise canceler
Generation of falling edge	When TMIG is modified from 1 to 0 while the TMIG pin is high
	When NCS is modified from 0 to 1 while the TMIG pin is low, then TMIG is modified from 0 to 1 before the signal is sampled five times by the noise canceler
	When NCS is modified from 0 to 1 while the TMIG pin is high, then TMIG is modified from 1 to 0 after the signal is sampled five times by the noise canceler

Note: When the P1₃ pin is not set as an input capture input pin, the timer G input capture input signal is low.

• Switching input capture input noise canceler function

When performing noise canceler function switching by modifying NCS in port mode register 3 (PMR3), which controls the input capture input noise canceler, TMIG should first be cleared to 0. Note that if NCS is modified without first clearing TMIG, an edge will be regarded as having been input at the pin even though no valid edge has actually been input. Input capture input signal input edges, and the conditions for their occurrence, are summarized in table 9-16.

Input Capture Input Signal Input Edge	Conditions
Generation of rising edge	When the TMIG pin level is switched from low to high while TMIG is set to 1, then NCS is modified from 0 to 1 before the signal is sampled five times by the noise canceler
Generation of falling edge	When the TMIG pin level is switched from high to low while TMIG is set to 1, then NCS is modified from 1 to 0 before the signal is sampled five times by the noise canceler

Table 9-16 Input Capture Input Signal Input Edges Due to Noise Canceler Function Switching, and Conditions for Their Occurrence

When the pin function is switched and an edge is generated in the input capture input signal, if this edge matches the edge selected by the input capture interrupt select (IIEGS) bit, the interrupt request flag will be set to 1. The interrupt request flag should therefore be cleared to 0 before use. Figure 9-15 shows the procedure for port mode register manipulation and interrupt request flag clearing. When switching the pin function, set the interrupt-disabled state before manipulating the port mode register, then, after the port mode register operation has been performed, wait for the time required to confirm the input capture input signal as an input capture signal (at least two system clocks when the noise canceler is not used; at least five sampling clocks when the noise canceler is used), before clearing the interrupt enable flag to 0. There are two ways of preventing interrupt request flag setting when the pin function is switched: by controlling the pin level so that the conditions shown in tables 9-16 and 9-17 are not satisfied, or by setting the opposite of the generated edge in the IIEGS bit in TMG.




Figure 9-15 Port Mode Register Manipulation and Interrupt Enable Flag Clearing Procedure

9.5.6 Timer G Application Example

Using timer G, it is possible to measure the high and low widths of the input capture input signal as absolute values. For this purpose, CCLR1 and CCLR0 should both be set to 1 in TMG.

Figure 9-16 shows an example of the operation in this case.




Figure 9-16 Timer G Application Example

9.6 Watchdog Timer

9.6.1 Overview

The watchdog timer has an 8-bit counter that is incremented by an input clock. If a system runaway allows the counter value to overflow before being rewritten, the watchdog timer can reset the chip internally.

1. Features

Features of the watchdog timer are given below.

- Incremented by internal clock source (ø/8192 or øw/32).
- A reset signal is generated when the counter overflows. The overflow period can be set from from 1 to 256 times 8192/ø or 32/øw (from approximately 4 ms to 1000 ms when ø = 2.00 MHz).
- Use of module standby mode enables this module to be placed in standby mode independently when not used.
- 2. Block diagram

Figure 9-17 shows a block diagram of the watchdog timer.




Figure 9-17 Block Diagram of Watchdog Timer

3. Register configuration

Table 9-17 shows the register configuration of the watchdog timer.

Table 9-17	Watchdog Timer	Registers
------------	----------------	-----------

Name	Abbrev.	R/W	Initial Value	Address
Timer control/status register W	TCSRW	R/W	H'AA	H'FFB2
Timer counter W	TCW	R/W	H'00	H'FFB3
Clock stop register 2	CKSTP2	R/W	H'FF	H'FFFB
Port mode register 3	PMR3	R/W	H'00	H'FFCA

9.6.2 Register Descriptions

1. Timer control/status register W (TCSRW)

Bit	7	6	5	4	3	2	1	0
	B6WI	TCWE	B4WI	TCSRWE	B2WI	WDON	B0WI	WRST
Initial value	1	0	1	0	1	0	1	0
Read/Write	R	R/W*	R	R/W*	R	R/W*	R	R/W*

Note: * Write is permitted only under certain conditions, which are given in the descriptions of the individual bits.

TCSRW is an 8-bit read/write register that controls write access to TCW and TCSRW itself, controls watchdog timer operations, and indicates operating status.

Bit 7: Bit 6 write inhibit (B6WI)

Bit 7 controls the writing of data to bit 6 in TCSRW.

Bit 7 B6WI	Description	
0	Bit 6 is write-enabled	
1	Bit 6 is write-protected	(initial value)

This bit is always read as 1. Data written to this bit is not stored.

Bit 6: Timer counter W write enable (TCWE)

Bit 6 controls the writing of data to TCW.

Bit 6 TCWE	Description	
0	Data cannot be written to TCW	(initial value)
1	Data can be written to TCW	

Bit 5: Bit 4 write inhibit (B4WI)

Bit 5 controls the writing of data to bit 4 in TCSRW.

Bit 5		
B4WI	Description	
0	Bit 4 is write-enabled	
1	Bit 4 is write-protected	(initial value)

This bit is always read as 1. Data written to this bit is not stored.

Bit 4: Timer control/status register W write enable (TCSRWE)

Bit 4 controls the writing of data to TCSRW bits 2 and 0.

Bit 4 TCSRWE	Description	
0	Data cannot be written to bits 2 and 0	(initial value)
1	Data can be written to bits 2 and 0	

Bit 3: Bit 2 write inhibit (B2WI)

Bit 3 controls the writing of data to bit 2 in TCSRW.

Bit 3 B2WI	Description	
0	Bit 2 is write-enabled	
1	Bit 2 is write-protected	(initial value)

This bit is always read as 1. Data written to this bit is not stored.

Bit 2: Watchdog timer on (WDON)

Bit 2 enables watchdog timer operation.

Bit 2 WDON	Description	
0	Watchdog timer operation is disabled Clearing conditions: Reset, or when TCSRWE = 1 and 0 is written in both B2WI and WDON	(initial value)
1	Watchdog timer operation is enabled Setting conditions: When TCSRWE = 1 and 0 is written in B2WI and 1 is written in WDON	

Counting starts when this bit is set to 1, and stops when this bit is cleared to 0.

Bit 1: Bit 0 write inhibit (B0WI)

Bit 1 controls the writing of data to bit 0 in TCSRW.

Bit 1 B0WI	Description	
0	Bit 0 is write-enabled	
1	Bit 0 is write-protected	(initial value)

This bit is always read as 1. Data written to this bit is not stored.

Bit 0: Watchdog timer reset (WRST)

Bit 0 indicates that TCW has overflowed, generating an internal reset signal. The internal reset signal generated by the overflow resets the entire chip. WRST is cleared to 0 by a reset from the $\overline{\text{RES}}$ pin, or when software writes 0.

Bit 0 WRST	Description
0	Clearing conditions: Reset by $\overline{\text{RES}}$ pin When TCSRWE = 1, and 0 is written in both B0WI and WRST
1	Setting conditions: When TCW overflows and an internal reset signal is generated

2. Timer counter W (TCW)

Bit	7	6	5	4	3	2	1	0
	TCW7	TCW6	TCW5	TCW4	TCW3	TCW2	TCW1	TCW0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

TCW is an 8-bit read/write up-counter, which is incremented by internal clock input. The input clock is $\phi/8192$ or $\phi w/32$. The TCW value can always be written or read by the CPU.

When TCW overflows from H'FF to H'00, an internal reset signal is generated and WRST is set to 1 in TCSRW. Upon reset, TCW is initialized to H'00.

3. Clock stop register 2 (CKSTPR2)

Bit	7	6	5	4	3	2	1	0
	_	—	—	—	AECKSTP	WDCKSTP	PWCKSTP	LDCKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write	—	—	—	_	R/W	R/W	R/W	R/W

CKSTPR2 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the watchdog timer is described here. For details of the other bits, see the sections on the relevant modules.

Bit 2: Watchdog timer module standby mode control (WDCKSTP)

Bit 2 controls setting and clearing of module standby mode for the watchdog timer.

WDCKSTP Description

	•
0	Watchdog timer is set to module standby mode
1	Watchdog timer module standby mode is cleared (initial value)
Note:	WDCKSTP is valid when the WDON bit is cleared to 0 in timer control/status register W (TCSRW). If WDCKSTP is set to 0 while WDON is set to 1 (during watchdog timer operation), 0 will be set in WDCKSTP but the watchdog timer will continue its watchdog function and will not enter modulen standby mode. When the watchdog function and sand

function and will not enter modulep standby mode. When the watchdog function ends and WDON is cleared to 0 by software, the WDCKSTP setting will become valid and the watchdog timer will enter module standby mode.

4. Port mode register 3 (PMR3)

PMR3 is an 8-bit read/write register, mainly controlling the selection of pin functions for port 3 pins. Only the bit relating to the watchdog timer is described here. For details of the other bits, see section 8, I/O Ports.

Bit 5: Watchdog timer source clock select (WDCKS)

WDCKS	Description	
0	ø/8192 selected	(initial value)
1	øw/32 selected	

Note: WDCKS can be set when WDON has been cleared to 0.

9.6.3 Timer Operation

The watchdog timer has an 8-bit counter (TCW) that is incremented by clock input (\emptyset /8192 or \emptyset w/32). The input clock is selected by bit WDCKS in port mode register 3 (PMR3): \emptyset /8192 is selected when WDCKS is cleared to 0, and \emptyset w/32 when set to 1. When TCSRWE = 1 in TCSRW, if 0 is written in B2WI and 1 is simultaneously written in WDON, TCW starts counting up. When the TCW count value reaches H'FF, the next clock input causes the watchdog timer to overflow, and an internal reset signal is generated one base clock (\emptyset or \emptyset SUB) cycle later. The internal reset signal is output for 512 clock cycles of the \emptyset _{OSC} clock. It is possible to write to TCW, causing TCW to count up from the written value. The overflow period can be set in the range from 1 to 256 input clocks, depending on the value written in TCW.

Figure 9-18 shows an example of watchdog timer operations.




Figure 9-18 Typical Watchdog Timer Operations (Example)

9.6.4 Watchdog Timer Operation States

Table 9-18 summarizes the watchdog timer operation states.

Table 9-18	Watchdog	Timer O	peration States
-------------------	----------	---------	-----------------

Operation Mode	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module Standby
TCW	Reset	Functions	Functions	Halted	Functions/ Halted*	Halted	Halted	Halted
TCSRW	Reset	Functions	Functions	Retained	Functions/ Halted*	Retained	Retained	Retained

Note: * Functions when øw/32 is selected as the input clock.

Section 10 Serial Communication Interface

10.1 Overview

The H8/3937 Series and H8/3937R Series are provided with two serial communication interface (SCI) channels plus one SCI channel for on-chip FLEXTM decoder interfacing.

The functions of the three SCI channels are summarized in table 10-1.

SCI Name	Functions	Features
SCI1 (Internal function)	 Synchronous serial transfer functions Choice of transfer data length (8 or 16 bits) Continuous clock output function 	 Choice of 8 internal clocks (Ø/1024 to Ø/4, Ø_W/4) or external clock Interrupt generated on completion of transfer
SCI31, SCI32	 Synchronous serial transfer functions 8-bit transfer data length Transmission/reception/simultaneous transmission and reception 	 On-chip baud rate generator Receive error detection Break detection Interrupt generated on completion of
	 Asynchronous serial transfer functions Multiprocessor communication function Choice of transfer data length (5 or 7 or 8 bits) Choice of stop bit length (1 or 2 bits) Parity addition function 	transfer or in case of error

Table 10-1 Overview of SCI Functions

10.2 SCI1 [Chip Internal Function]

10.2.1 Overview


Serial communication interface 1 (SCI1) can carry out 8-bit or 16-bit serial data transfer in synchronous mode. SCI1 is an internal function that performs interfacing to the FLEXTM decoder incorporated in the chip. It cannot be connected to an IC outside the chip for data communication use.

1. Features

Features of SCI1 are listed below.

- Choice of 8-bit or 16-bit transfer data length
- Choice of 8 internal clocks ($\phi/1024$, $\phi/256$, $\phi/64$, $\phi/32$, $\phi/16$, $\phi/8$, $\phi/4$, or $\phi_W/4$) as clock source
- Interrupt request generated on completion of transfer

2. Block Diagram






Figure 10-1 SCI1 Block Diagram

3. I/O configuration

Table 10-2 shows the SCI1 I/O configuration.

Name	Abbrev.	I/O	Function
SCI1 clock	SCK ₁	I/O	SCI1 clock input/output
SCI1 data input	SI1	Input	SCI1 receive data input
SCI1 data output	SO ₁	Output	SCI1 transmit data output

Table 10-2 SCI1 I/O Configuration

4. Register configuration

Table 10-3 shows the SCI1 register configuration.

Table 10-3 Registers

Name	Abbrev.	R/W	Initial Value	Address
Serial control register 1	SCR1	R/W	H'00	H'FFA0
Serial control status register 1	SCSR1	R/W	H'9C	H'FFA1
Serial data register U	SDRU	R/W	Undefined	H'FFA2
Serial data register L	SDRL	R/W	Undefined	H'FFA3
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FFFA

10.2.2 Register Descriptions

1. Serial control register 1 (SCR1)

Bit	7	6	5	4	3	2	1	0
	SNC1	SNC0	MRKON	LTCH	CKS3	CKS2	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SCR1 is an 8-bit read/write register that controls the operating mode, serial clock source, and prescaler division ratio.

Upon reset, SCR1 is initialized to H'00. If this register is written to during transfer, transfer will be halted.

Bits 7 and 6: Operating mode select 1 and 0 (SNC1, SNC0)

Bits 7 and 6 select the operating mode.

Bit 7	Bit 6		
SNC1	SNC0	Description	
0	0	8-bit synchronous mode	(initial value)
0	1	16-bit synchronous mode	
1	0	Continuous clock output mode*1	
1	1	Reserved* ²	

Notes: 1. Use SI1 and SO1 as ports.

2. Do not set bits SNC1 and SNC0 to 11.

Bit 5: Tail mark control (MRKON)

Bit 5 controls tail mark output after transfer of 8-bit or 16-bit data.

Bit 5 MRKON	Description
0	Tail mark is not output (synchronous mode) (initial value)
1	Tail mark is output (SSB mode)*
Note: *	SCI1 is an internal function that performs interfacing to the on-chip FLEX [™] decoder. It cannot be used with SSB mode selected.

Bit 4: LATCH TAIL select (LTCH)

Bit 4 selects whether LATCH TAIL or HOLD TAIL is output as the tail mark when MRKON = 1 (i.e. in SSB mode).

Bit 4 LTCH	Description	
0	HOLD TAIL is output	(initial value)
1	LATCH TAIL is output	

Bit 3: Clock source select 3 (CKS3)

Bit 3 selects the clock source to be supplied and sets the SCK₁ to input or output mode.

Bit 3 CKS3	Description	
0	Clock source is prescaler S, SCK1 is output	(initial value)
1	Clock source is external clock, SCK ₁ is input*	
Note: *	SCI1 is an internal function that performs interfacing to the on-chip cannot be used with SCK1 input selected.	p FLEX™ decoder. It

Bits 2 to 0: Clock select 2 to 0 (CKS2 to CKS0)

When CKS3 is cleared to 0, bits 2 to 0 selects the prescaler division ratio and the serial clock cycle.

Bit 2	Bit 1	Bit 0		Serial Clock Cycle
CKS2	CKS1	CKS0	Prescaler Division Ratio	ø = 2.5 MHz
0	0	0	ø/1024 (initial value)	409.6 µs
0	0	1	ø/256	102.4 µs
0	1	0	ø/64	25.6 µs
0	1	1	ø/32	12.8 µs
1	0	0	ø/16	6.4 µs
1	0	1	ø/8	3.2 µs
1	1	0	ø/4	1.6 µs
1	1	1	ø _w /4	50 µs or 104.2 µs

2. Serial control status register 1 (SCSR1)

Bit	7	6	5	4	3	2	1	0
	—	SOL	ORER	_	—	—	MTRF	STF
Initial value	1	0	0	1	1	1	0	0
Read/Write	—	R/W	R/(W)*	—	—	—	R	R/W

Note: * Only a write of 0 for flag clearing is possible.

SCSR1 is an 8-bit register that indicates the operational and error status of SCI1.

Upon reset, SCSR1 is initialized to H'9C.

Bit 7: Reserved bit

D'4 0

Bits 7 is reserved; it is always read as 1 and cannot be modified.

Bit 6: Extension data bit (SOL)

The SOL bit changes the output level of the SO_1 . When read, SOL returns the output level of the SO_1 . After transfer is completed, SO_1 output retains the value of the last bit of the transmit data, and therefore the SO_1 output level can be changed by manipulating this bit before or after transmission. However, the SOL bit setting becomes invalid when the next transmission starts*. Therefore, when changing the SO_1 output level after transmission, a write operation must be performed on the SOL bit each time transmission is completed. Writing to this register during data transfer will cause incorrect operation, so this register should not be manipulated during transmission.

Note:	*	The SOL	bit setting	is also	invalid in	SSB mode.
Tiole.		THE DOL	on setting	15 4150	myana m	DDD moue.

Bit 6 SOL	Descrip	otion	
0	Read	SO ₁ output level is low	(initial value)
	Write	Changes SO ₁ output to low level	
1	Read	SO₁ output level is high	
	Write	Changes SO₁ output to high level	

Bit 5: Overrun error flag (ORER)

Bit 5 indicates that an overrun error has occurred when using an external clock. If extra pulses are superimposed on the regular serial clock due to extraneous noise, etc., the transfer data cannot be guaranteed. If the clock is input after transfer is completed, this will be interpreted as an overrun state and this bit will be set to 1.

Bit 5 ORER	Description	
0	Clearing conditions: After reading ORER = 1, cleared by writing 0 to ORER	(initial value)
1	Setting conditions: When an external clock is used and the clock is input after transfer is c	completed

Bits 4 to 2: Reserved bits

Bits 4 to 2 are reserved; they are always read as 1 and cannot be modified.

Bit 1: Tail mark transmission flag (MTRF)

When MRKON = 1, bit 1 indicates that a tail mark is being transmitted. MTRF is a read-only bit, and cannot be modified.

Bit 1 MTRF	Description	
0	Idle state, or 8-bit/16-bit data transfer in progress	(initial value)
1	Tail mark transmission in progress	

Bit 0: Start flag (STF)

The STF bit controls the start of transfer operations. SCI1 transfer operation is started when this bit is set to 1.

STF remains set to 1 during transfer and while SCI1 is waiting for a start bit, and is cleared to 0 when transfer ends.

Bit 0 STF	Descrip	Description						
0	Read	Transfer operation stopped	(initial value)					
	Write	Invalid						
1	Read	Transfer operation in progress						
	Write	Starts transfer operation						

3. Serial data register U (SDRU)

Bit	7	6	5	4	3	2	1	0
	SDRU7	SDRU6	SDRU5	SDRU4	SDRU3	SDRU2	SDRU1	SDRU0
Initial value	Undefined							
Read/Write	R/W							

SDRU is an 8-bit read/write register used as the data register for the upper 8 bits in 16-bit transfer (while SDRL is used for the lower 8 bits).

The data written into SDRU is output to SDRL in LSB-first order. In the replacement process, data is input LSB-first from the SI₁ pin, and the data is shifted in the MSB \rightarrow LSB direction.

SDRU read/write operations must only be performed after data transmission/reception has been completed. Data contents are not guaranteed if read/write operations are executed while data transmission/reception is in progress.

The value of SDRU is undefined upon reset.

248

4. Serial data register L (SDRL)

Bit	7	6	5	4	3	2	1	0
	SDRL7	SDRL6	SDRL5	SDRL4	SDRL3	SDRL2	SDRL1	SDRL0
Initial value	Undefined							
Read/Write	R/W							

SDRL is an 8-bit read/write register used as the data register in 8-bit transfer, and as the data register for the lower 8 bits in 16-bit transfer (while SDRU is used for the upper 8 bits).

In 8-bit transfer, the data written into SDRL is output from the SO₁ in LSB-first order. In the replacement process, data is input LSB-first from the SI₁, and the data is shifted in the MSB \rightarrow LSB direction.

The operation in 16-bit transfer is the same as for 8-bit transfer, except that the input data is taken from SDRU.

SDRL read/write operations must only be performed after data transmission/reception has been completed. Data contents are not guaranteed if read/write operations are executed while data transmission/reception is in progress.

The value of SDRL is undefined upon reset.

J. Clock stop register I (CKS11K1)								
Bit	7	6	5	4	3	2	1	0
	S1CKSTP	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

5. Clock stop register 1 (CKSTPR1)

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to SCI1 is described here. For details of the other bits, see the sections on the relevant modules.

Bit 7: SCI1 module standby mode control (S1CKSTP)

Bit 7 controls setting and clearing of module standby mode for SCI1.

Bit 7 S1CKSTP	Description	
0	SCI1 is set to module standby mode*1	
1	SCI1 module standby mode is cleared	(initial value)
Note: *	Setting to module standby mode resets SCR1, SCSR1, SDRU and SDRI	

10.2.3 Operation

Either 8-bit or 16-bit transfer data can be selected as the transfer format. Eight internal clocks can be selected as the clock source.

1. Clock

The serial clock can be selected from 8 internal clocks. When an internal clock is selected, the SCK₁ functions as the clock output. When continuous clock output mode is set (SNC1, SNC0 = 10 in SCR1), the clock selected by bits CKS2 to CKS0 ($\phi/1024$ to $\phi_w/4$) is output continuously from the SCK₁.

2. Data transfer format

The SCI1 transfer format is shown in figure 10-2. LSB-first transfer is used (i.e. transmission and reception are performed starting with the least significant bit of the transfer data). Transfer data is output from one falling edge of the serial clock until the next falling edge. Receive data is latched at the rising edge of the serial clock.




Figure 10-2 Transfer Format

3. Data transfer operations

Transmitting: The procedure for transmitting data is as follows.

- (1) Set both SO1 and SCK1 to 1 in PMR2 to designate the SO1 and SCK1 functions.
- (2) Clear SNC1 in SCR1 to 0, clear or set SNC0 to 0 or 1, and clear MRKON to 0, to select 8-bit synchronous mode or 16-bit synchronous mode, and select the serial clock with bits CKS3 to CKS0. When data is written to SCR1 with MRKON in SCR1 cleared to 0, the internal state of SCI1 is initialized.
- (3) Write the transfer data to SDRL/SDRU.

8-bit transfer mode: SDRL

16-bit transfer mode: Upper byte to SDRU, lower byte to SDRL

- (4) When STF is set to 1 in SCSR1, SCI1 starts operating and transmit data is output from the SO1.
- (5) After transmission is completed, IRRS1 is set to 1 in IRR1.

When an internal clock is used, the serial clock is output from the SCK_1 simultaneously with transmit data output. When transmission ends, the serial clock is not output until the start flag is next set to 1. During this interval, the SO_1 continuously outputs the last bit of the previous data.

While transmission is halted, the output value of the SO_1 can be changed by means of the SOL bit in SCSR1.

Receiving: The procedure for receiving data is as follows.

- (1) Set both SI1 and SCK1 to 1 in PMR2 to designate the SI1 and SCK1 functions.
- (2) Clear SNC1 in SCR1 to 0, clear or set SNC0 to 0 or 1, and clear MRKON to 0, to select 8-bit synchronous mode or 16-bit synchronous mode, and select the serial clock with bits CKS3 to CKS0. When data is written to SCR1 with MRKON in SCR1 cleared to 0, the internal state of SCI1 is initialized.
- (3) When STF is set to 1 in SCSR1, SCI1 starts operating and receive data is taken in from the SI1.
- (4) After reception is completed, IRRS1 is set to 1 in IRR1.
- (5) Read the transfer data from SDRL/SDRU.

8-bit transfer mode: SDRL

16-bit transfer mode: Upper byte from SDRU, lower byte from SDRL

Simultaneous transmitting and receiving: The procedure for simultaneously transmitting and receiving data is as follows.

(1) Set SO1, SI1, and SCK1 all to 1 in PMR2 to designate the SO1, SI1, and SCK1 functions.

- (2) Clear SNC1 in SCR1 to 0, clear or set SNC0 to 0 or 1, and clear MRKON to 0, to select 8-bit synchronous mode or 16-bit synchronous mode, and select the serial clock with bits CKS3 to CKS0. When data is written to SCR1 with MRKON in SCR1 cleared to 0, the internal state of SCI1 is initialized.
- (3) Write the transfer data to SDRL/SDRU.

8-bit transfer mode: SDRL

16-bit transfer mode: Upper byte to SDRU, lower byte to SDRL

- (4) When STF is set to 1 in SCSR1, SCI1 starts operating and transmit data is output from the SO1, or receive data is input from the SI1.
- (5) After transmission/reception is completed, IRRS1 is set to 1 in IRR1.
- (6) Read the transfer data from SDRL/SDRU.

8-bit transfer mode: SDRL

16-bit transfer mode: Upper byte from SDRU, lower byte from SDRL

When an internal clock is used, the serial clock is output from the SCK_1 simultaneously with transmit data output. When transmission ends, the serial clock is not output until the start flag is next set to 1. During this interval, the SO_1 continuously outputs the last bit of the previous data.

While transmission is halted, the output value of the SO_1 pin can be changed by means of the SOL bit in SCSR1.

10.2.4 Interrupt Source

SCI1 has one interrupt source: transfer completion.

When SCI1 completes transfer, IRRS1 is set to 1 in IRR1. The SCI1 interrupt source can be enabled or disabled by the IENS1 bit in IENR1.

For details, see 3.3, Interrupts.

10.2.5 Application Note

(1) Conditions for use of SCI1 in subactive mode and subsleep mode

In subactive or subsleep mode, SCI1 can be used only when the CPU operation clock is $\phi_w/2$.

(2) Confirming the end of serial transfer

Do not read or write to SCSR1 during serial transfer.

The following two methods can be used to confirm the end of serial transfer:

(a) Using SCI1 interrupt exception handling

Set the IENS1 bit to 1 in IENR1 and execute interrupt exception handling.

(b) Performing IRR1 polling

With SCI1 interrupts disabled (IENS1 = 0 in IENR1), confirm that the IRRS1 bit in IRR1 has been set to 1.

10.3 SCI3

10.3.1 Overview

In addition to SCI1, the H8/3937 Series and H8/3937R Series have two serial communication interfaces, SCI31 and SCI32, with identical functions. In this manual, the generic term SCI3 is used to refer to both of these SCIs.

Serial communication interface 3 (SCI3) can carry out serial data communication in either asynchronous or synchronous mode. It is also provided with a multiprocessor communication function that enables serial data to be transferred among processors.

1. Features

Features of SCI3 are listed below.

- Choice of asynchronous or synchronous mode for serial data communication
 - Asynchronous mode

Serial data communication is performed asynchronously, with synchronization provided character by character. In this mode, serial data can be exchanged with standard asynchronous communication LSIs such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA). A multiprocessor communication function is also provided, enabling serial data communication among processors.

Data length	7, 8, 5 bits
Stop bit length	1 or 2 bits
Parity	Even, odd, or none
Multiprocessor bit	1 or 0
Receive error detection	Parity, overrun, and framing errors
Break detection	Break detected by reading the RXD_{3x} pin level directly when a framing error occurs

There is a choice of 16 data transfer formats.

- Synchronous mode

Serial data communication is synchronized with a clock. In his mode, serial data can be exchanged with another LSI that has a synchronous communication function.

Data length	8 bits
Receive error detection	Overrun errors


• Full-duplex communication


Separate transmission and reception units are provided, enabling transmission and reception to be carried out simultaneously. The transmission and reception units are both double-buffered, allowing continuous transmission and reception.

- On-chip baud rate generator, allowing any desired bit rate to be selected
- Choice of an internal or external clock as the transmit/receive clock source
- Six interrupt sources: transmit end, transmit data empty, receive data full, overrun error, framing error, and parity error

2. Block diagram

Figure 10-3 shows a block diagram of SCI3.





3. Pin configuration

Table 10-4 shows the SCI3 pin configuration.

Table 10-4 Pin Configuration

Name	Abbrev.	I/O	Function
SCI3 clock	SCK _{3X}	I/O	SCI3 clock input/output
SCI3 receive data input	RXD _{3X}	Input	SCI3 receive data input
SCI3 transmit data output	TXD _{3X}	Output	SCI3 transmit data output

4. Register configuration


Table 10-5 shows the SCI3 register configuration.

Table 10-5 Registers

Name	Abbrev.	R/W	Initial Value	Address
Serial mode register	SMR	R/W	H'00	H'FFA8/FF98
Bit rate register	BRR	R/W	H'FF	H'FFA9/FF99
Serial control register 3	SCR3	R/W	H'00	H'FFAA/FF9A
Transmit data register	TDR	R/W	H'FF	H'FFAB/FF9B
Serial data register	SSR	R/W	H'84	H'FFAC/FF9C
Receive data register	RDR	R	H'00	H'FFAD/FF9D
Transmit shift register	TSR	Protected	_	_
Receive shift register	RSR	Protected		_
Bit rate counter	BRC	Protected	—	_
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FFFA
Serial port control register	SPCR	R/W	H'C0	H'FF91

10.3.2 Register Descriptions

1. Receive shift register (RSR)



RSR is a register used to receive serial data. Serial data input to RSR from the RXD_{3X} pin is set in the order in which it is received, starting from the LSB (bit 0), and converted to parallel data. When one byte of data is received, it is transferred to RDR automatically.

RSR cannot be read or written directly by the CPU.

2. Receive data register (RDR)

Bit	7	6	5	4	3	2	1	0
	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

RDR is an 8-bit register that stores received serial data.

When reception of one byte of data is finished, the received data is transferred from RSR to RDR, and the receive operation is completed. RSR is then able to receive data. RSR and RDR are double-buffered, allowing consecutive receive operations.

RDR is a read-only register, and cannot be written by the CPU.

RDR is initialized to H'00 upon reset, and in standby, watch or module standby mode.

3. Transmit shift register (TSR)

Bit	7	6	5	4	3	2	1	0
					1			
Read/Write	_	_	_	_	_	_	_	_

TSR is a register used to transmit serial data. Transmit data is first transferred from TDR to TSR, and serial data transmission is carried out by sending the data to the TXD_{3X} pin in order, starting from the LSB (bit 0). When one byte of data is transmitted, the next byte of transmit data is transferred to TDR, and transmission started, automatically. Data transfer from TDR to TSR is not performed if no data has been written to TDR (if bit TDRE is set to 1 in the serial status register (SSR)).

TSR cannot be read or written directly by the CPU.

4. Transmit data register (TDR)

Bit	7	6	5	4	3	2	1	0
	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

TDR is an 8-bit register that stores transmit data. When TSR is found to be empty, the transmit data written in TDR is transferred to TSR, and serial data transmission is started. Continuous transmission is possible by writing the next transmit data to TDR during TSR serial data transmission.

TDR can be read or written by the CPU at any time.

TDR is initialized to H'FF upon reset, and in standby, watch or module standby mode.

5. Serial mode register (SMR)

Bit	7	6	5	4	3	2	1	0
	СОМ	CHR	PE	PM	STOP	MP	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SMR is an 8-bit register used to set the serial data transfer format and to select the clock source for the baud rate generator.

SMR can be read or written by the CPU at any time.

SMR is initialized to H'00 upon reset, and in standby, watch or module standby mode.

Bit 7: Communication mode (COM)

Bit 7 selects whether SCI3 operates in asynchronous mode or synchronous mode.

Bit 7 COM	Description	
0	Asynchronous mode	(initial value)
1	Synchronous mode	

Bit 6: Character length (CHR)

Bit 6 selects either 7 or 8 bits as the data length to be used in asynchronous mode. In synchronous mode the data length is always 8 bits, irrespective of the bit 6 setting.

Bit 6 CHR	Description	
0	8-bit data/5-bit data* ²	(initial value)
1	7-bit data*1/5-bit data*2	
Notes: 1	When 7-bit data is selected the MSR (bit 7) of TDR is not transmitted	

Notes: 1. When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted.

 When 5-bit data is selected, set both PE and MP to 1. The three most significant bits (bits 7, 6, and 5) of TDR are not transmitted.

Bit 5: Parity enable (PE)

Bit 5 selects whether a parity bit is to be added during transmission and checked during reception in asynchronous mode. In synchronous mode parity bit addition and checking is not performed, irrespective of the bit 5 setting.

Bit 5 PE	Description	
0	Parity bit addition and checking disabled*2	(initial value)
1	Parity bit addition and checking enabled*1/*2	
	 When PE is set to 1, even or odd parity, as designated by bit PM, is data before it is sent, and the received parity bit is checked against designated by bit PM. For the case where 5-bit data is selected, see table 10-11. 	

Bit 4: Parity mode (PM)

parity bit is an odd number.

Bit 4 selects whether even or odd parity is to be used for parity addition and checking. The PM bit setting is only valid in asynchronous mode when bit PE is set to 1, enabling parity bit addition and checking. The PM bit setting is invalid in synchronous mode, and in asynchronous mode if parity bit addition and checking is disabled.

Bit 4 PM		Description	
0		Even parity*1	(initial value)
1		Odd parity* ²	
Notes:	1.	When even parity is selected, a parity bit is a number of 1 bits in the transmit data plus the a check is carried out to confirm that the num parity bit is an even number.	e parity bit is an even number; in reception,
	2.	When odd parity is selected, a parity bit is ac number of 1 bits in the transmit data plus the check is carried out to confirm that the numb	e parity bit is an odd number; in reception, a

Bit 3: Stop bit length (STOP)

Bit 3 selects 1 bit or 2 bits as the stop bit length is asynchronous mode. The STOP bit setting is only valid in asynchronous mode. When synchronous mode is selected the STOP bit setting is invalid since stop bits are not added.

Bit 3 STOP	Description			
0	1 stop bit* ¹	(initial value)		
1	2 stop bits* ²			
Notes: 1. In transmission, a single 1 bit (stop bit) is added at the end of a transmit character.				

2. In transmission, a single 1 bit (stop bit) is added at the end of a transmit character.

2. In transmission, two 1 bits (stop bits) are added at the end of a transmit character.

In reception, only the first of the received stop bits is checked, irrespective of the STOP bit setting. If the second stop bit is 1 it is treated as a stop bit, but if 0, it is treated as the start bit of the next transmit character.

Bit 2: Multiprocessor mode (MP)

Bit 2 enables or disables the multiprocessor communication function. When the multiprocessor communication function is disabled, the parity settings in the PE and PM bits are invalid. The MP bit setting is only valid in asynchronous mode. When synchronous mode is selected the MP bit should be set to 0. For details on the multiprocessor communication function, see 10.1.6, Multiprocessor Communication Function.

Bit 2 MP	Description	
0	Multiprocessor communication function disabled*	(initial value)
1	Multiprocessor communication function enabled*	ï
Note: ³	For the case where 5-bit data is selected, see table 10-11.	

Bits 1 and 0: Clock select 1 and 0 (CKS1, CKS0)

Bits 1 and 0 choose $\emptyset/64$, $\emptyset/16$, $\emptyset/2$, or \emptyset as the clock source for the baud rate generator.

For the relation between the clock source, bit rate register setting, and baud rate, see 8, Bit rate register (BRR).

Bit 1 CKS1	Bit 0 CKS0	Description	
0	0	ø clock	(initial value)
0	1	ø _w /2 clock* ¹ /ø _w clock* ²	ü
1	0	ø/16 clock	
1	1	ø/64 clock	
Notes:	1. ø _w /2 clo	ock is selected in active (medium- and high-speed) or sleep (m	edium- and high-

speed) mode.

2. $ø_w$ clock is selected in subactive or subsleep mode. SCI3 can be used only when the $ø_w/2$ is selected as the CPU clock in subactive or subsleep mode.

6. Serial control register 3 (SCR3)

Bit	7	6	5	4	3	2	1	0
	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SCR3 is an 8-bit register for selecting transmit or receive operation, the asynchronous mode clock output, interrupt request enabling or disabling, and the transmit/receive clock source.

SCR3 can be read or written by the CPU at any time.

SCR3 is initialized to H'00 upon reset, and in standby, watch or module standby mode.

Bit 7: Transmit interrupt enable (TIE)

Bit 7 selects enabling or disabling of the transmit data empty interrupt request (TXI) when transmit data is transferred from the transmit data register (TDR) to the transmit shift register (TSR), and bit TDRE in the serial status register (SSR) is set to 1.

TXI can be released by clearing bit TDRE or bit TIE to 0.

Bit 7		
TIE	Description	
0	Transmit data empty interrupt request (TXI) disabled	(initial value)
1	Transmit data empty interrupt request (TXI) enabled	

Bit 6: Receive interrupt enable (RIE)

Bit 6 selects enabling or disabling of the receive data full interrupt request (RXI) and the receive error interrupt request (ERI) when receive data is transferred from the receive shift register (RSR) to the receive data register (RDR), and bit RDRF in the serial status register (SSR) is set to 1. There are three kinds of receive error: overrun, framing, and parity.

RXI can be released by clearing bit RDRF or the FER, PER, or OER error flag to 0, or by clearing bit RIE to 0.

Bit 6 RIE	Description	
0	Receive data full interrupt request (RXI) and receive error interrupt request (ERI) disabled	(initial value)
1	Receive data full interrupt request (RXI) and receive error interrupt request (ERI) enabled	

Bit 5: Transmit enable (TE)

Bit 5 selects enabling or disabling of the start of transmit operation.

Bit 5 TE	Description	
0	Transmit operation disabled*1 (TXD pin is I/O port)	(initial value)
1	Transmit operation enabled* ² (TXD pin is transmit data pin)	
	. Bit TDRE in SSR is fixed at 1.	

 When transmit data is written to TDR in this state, bit TDR in SSR is cleared to 0 and serial data transmission is started. Be sure to carry out serial mode register (SMR) settings, and setting of bit SPC31 or SPC32 in SPCR, to decide the transmission format before setting bit TE to 1.

```
Bit 4: Receive enable (RE)
```

Bit 4 selects enabling or disabling of the start of receive operation.

Bit 4 RE	Description	
0	Receive operation disabled*1 (RXD pin is I/O port)	(initial value)
1	Receive operation enabled* ² (RXD pin is receive data pin)	

Notes: 1. Note that the RDRF, FER, PER, and OER flags in SSR are not affected when bit RE is cleared to 0, and retain their previous state.

 In this state, serial data reception is started when a start bit is detected in asynchronous mode or serial clock input is detected in synchronous mode. Be sure to carry out serial mode register (SMR) settings to decide the reception format before setting bit RE to 1.

Bit 3: Multiprocessor interrupt enable (MPIE)

Bit 3 selects enabling or disabling of the multiprocessor interrupt request. The MPIE bit setting is only valid when asynchronous mode is selected and reception is carried out with bit MP in SMR set to 1. The MPIE bit setting is invalid when bit COM is set to 1 or bit MP is cleared to 0.

Bit 3 MPIE	Description
0	Multiprocessor interrupt request disabled (normal receive operation) (initial value) Clearing conditions: When data is received in which the multiprocessor bit is set to 1
1	Multiprocessor interrupt request enabled*
Note: *	Receive data transfer from RSR to RDR, receive error detection, and setting of the RDRF, FER, and OER status flags in SSR is not performed. RXI, ERI, and setting of the RDRF, FER, and OER flags in SSR, are disabled until data with the multiprocessor bit set to 1 is received. When a receive character with the multiprocessor bit set to 1 is received, bit MPBR in SSR is set to 1, bit MPIE is automatically cleared to 0, and RXI and ERI requests (when bits TIE and RIE in serial control register 3 (SCR3) are set to 1) and setting of the RDRF, FER, and OER flags are enabled.

Bit 2: Transmit end interrupt enable (TEIE)

Bit 2 selects enabling or disabling of the transmit end interrupt request (TEI) if there is no valid transmit data in TDR when MSB data is to be sent.

Bit 2 TEIE	Description	
0	Transmit end interrupt request (TEI) disab	led (initial value)
1	Transmit end interrupt request (TEI) enab	led*
Note:	TEI can be released by clearing bit TDRE to clearing bit TEIE to 0.	0 and clearing bit TEND to 0 in SSR, or by

Bits 1 and 0: Clock enable 1 and 0 (CKE1, CKE0)

Bits 1 and 0 select the clock source and enabling or disabling of clock output from the SCK_{3X} pin. The combination of CKE1 and CKE0 determines whether the SCK_{3X} pin functions as an I/O port, a clock output pin, or a clock input pin.

The CKE0 bit setting is only valid in case of internal clock operation (CKE1 = 0) in asynchronous mode. In synchronous mode, or when external clock operation is used (CKE1 = 1), bit CKE0 should be cleared to 0.

After setting bits CKE1 and CKE0, set the operating mode in the serial mode register (SMR).

For details on clock source selection, see table 10-4 in 10.1.3, Operation.

Bit 1	Bit 0	Description		
CKE1	CKE0	Communication Mode	Clock Source	SCK _{3x} Pin Function
0	0	Asynchronous	Internal clock	I/O port*1
		Synchronous	Internal clock	Serial clock output*1
0	1	Asynchronous	Internal clock	Clock output*2
		Synchronous	Reserved	
1	0	Asynchronous	External clock	Clock input*3
		Synchronous	External clock	Serial clock input
1	1	Asynchronous	Reserved	
		Synchronous	Reserved	

Notes: 1. Initial value

2. A clock with the same frequency as the bit rate is output.

3. Input a clock with a frequency 16 times the bit rate.

7. Serial status register (SSR)

Bit	7	6	5	4	3	2	1	0
	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT
Initial value	1	0	0	0	0	1	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/W

Note: * Only a write of 0 for flag clearing is possible.

SSR is an 8-bit register containing status flags that indicate the operational status of SCI3, and multiprocessor bits.

SSR can be read or written by the CPU at any time, but only a write of 1 is possible to bits TDRE, RDRF, OER, PER, and FER. In order to clear these bits by writing 0, 1 must first be read.

Bits TEND and MPBR are read-only bits, and cannot be modified.

SSR is initialized to H'84 upon reset, and in standby, module standby, or watch mode.

Bit 7: Transmit data register empty (TDRE)

Bit 7 indicates that transmit data has been transferred from TDR to TSR.

Bit 7 TDRE	Description	
0	Transmit data written in TDR has not been transferred to TSR Clearing conditions: After reading TDRE = 1, cleared by writing 0 to TDRE When data is written to TDR by an instruction	
1	Transmit data has not been written to TDR, or transmit data written in TDR has been transferred to TSR Setting conditions: When bit TE in SCR3 is cleared to 0 When data is transferred from TDR to TSR	(initial value)

Bit 6: Receive data register full (RDRF)

Bit 6 indicates that received data is stored in RDR.

Bit 6 RDRF	Description
0	There is no receive data in RDR(initial value)Clearing conditions:After reading RDRF = 1, cleared by writing 0 to RDRFWhen RDR data is read by an instruction
1	There is receive data in RDR Setting conditions: When reception ends normally and receive data is transferred from RSR to RDR
Note:	If an error is detected in the receive data, or if the RE bit in SCR3 has been cleared to 0, RDR and bit RDRF are not affected and retain their previous state. Note that if data reception is completed while bit RDRF is still set to 1, an overrun error (OER) will result and the receive data will be lost.

Bit 5: Overrun error (OER)

Bit 5 indicates that an overrun error has occurred during reception.

Bit 5 OER	Description	
0	Reception in progress or completed* ¹ (Clearing conditions:	(initial value)
	After reading $OER = 1$, cleared by writing 0 to OER	
1	An overrun error has occurred during reception* ² Setting conditions:	
	When reception is completed with RDRF set to 1	
Notes:	When bit RE in SCR3 is cleared to 0, bit OER is not affected and retains its state.	previous
	RDR retains the receive data it held before the overrun error occurred, and	data

received after the error is lost. Reception cannot be continued with bit OER set to 1, and in synchronous mode, transmission cannot be continued either.

Bit 4: Framing error (FER)

Bit 4 indicates that a framing error has occurred during reception in asynchronous mode.

Bit 4 FER	Description	
0	Reception in progress or completed ^{*1} (ini Clearing conditions:	tial value)
	After reading FER = 1, cleared by writing 0 to FER	
1	A framing error has occurred during reception Setting conditions:	
	When the stop bit at the end of the receive data is checked for a value of 1 at the end of reception, and the stop bit is 0^{*2}	
Notes:	 When bit RE in SCR3 is cleared to 0, bit FER is not affected and retains its pre state. 	evious
	2. Note that, in 2-stop-bit mode, only the first stop bit is checked for a value of 1, second stop bit is not checked. When a framing error occurs the receive data transferred to RDR but bit RDRF is not set. Reception cannot be continued wi FER set to 1. In synchronous mode, neither transmission nor reception is pos when bit FER is set to 1.	is ith bit

Bit 3: Parity error (PER)

Bit 3 indicates that a parity error has occurred during reception with parity added in asynchronous mode.

Bit 3 PER	Description	
0	Reception in progress or completed* ¹ Clearing conditions:	(initial value)
	After reading $PER = 1$, cleared by writing 0 to PER	
1	A parity error has occurred during reception* ² Setting conditions: When the number of 1 bits in the receive data plus parity bit does not match the parity designated by bit PM in the serial mode register (SMR)	
Notes: 1	When bit RE in SCR3 is cleared to 0, bit PER is not affected and retains i state.	its previous
2.	Receive data in which it a parity error has occurred is still transferred to R RDRF is not set. Reception cannot be continued with bit PER set to 1. In mode, neither transmission nor reception is possible when bit FER is set	n synchronous

Bit 2: Transmit end (TEND)

Bit 2 indicates that bit TDRE is set to 1 when the last bit of a transmit character is sent.

Bit 2 is a read-only bit and cannot be modified.

Bit 2 TEND	Description	
0	Transmission in progress Clearing conditions: After reading TDRE = 1, cleared by writing 0 to TDRE When data is written to TDR by an instruction	
1	Transmission ended Setting conditions: When bit TE in SCR3 is cleared to 0 When bit TDRE is set to 1 when the last bit of a transmit character is sent	(initial value)

Bit 1: Multiprocessor bit receive (MPBR)

Bit 1 stores the multiprocessor bit in a receive character during multiprocessor format reception in asynchronous mode.

Bit 1 is a read-only bit and cannot be modified.

Bit 1 MPBR	Description	
0	Data in which the multiprocessor bit is 0 has been received*	(initial value)
1	Data in which the multiprocessor bit is 1 has been received	
Note: *	When bit RE is cleared to 0 in SCR3 with the multiprocessor format, b affected and retains its previous state.	it MPBR is not

Bit 0: Multiprocessor bit transfer (MPBT)

Bit 0 stores the multiprocessor bit added to transmit data when transmitting in asynchronous mode. The bit MPBT setting is invalid when synchronous mode is selected, when the multiprocessor communication function is disabled, and when not transmitting.

Bit 0 MPBT	Description	
0	A 0 multiprocessor bit is transmitted	(initial value)
1	A 1 multiprocessor bit is transmitted	

8. Bit rate register (BRR)

Bit	7	6	5	4	3	2	1	0
	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1	BRR0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

BRR is an 8-bit register that designates the transmit/receive bit rate in accordance with the baud rate generator operating clock selected by bits CKS1 and CKS0 of the serial mode register (SMR).

BRR can be read or written by the CPU at any time.

BRR is initialized to H'FF upon reset, and in standby, module standby, or watch mode.

Table 10-6 shows examples of BRR settings in asynchronous mode. The values shown are for active (high-speed) mode.

Table 10-6	Examples of BRR Settings for	Various Bit Rates (Asynchronous Mode) (1)

	osc	;													
	32.8	kHz		38.4	kHz		2 Mł	łz		2.457	76 MHz	:	4 Mł	Ηz	
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	Can	not be u	used,	_	—	_	—	—	—	2	21	-0.83	—	—	_
150	as e	rror exc	eeds	0	3	0	2	12	0.16	3	3	0	2	25	0.16
200	3%			0	2	0	0	155	0.16	3	2	0	_	_	_
250	-			_	_	_	0	124	0	0	153	-0.26	0	249	0
300				0	1	0	0	103	0.16	3	1	0	2	12	0.16
600	_			0	0	0	0	51	0.16	3	0	0	0	103	0.16
1200	_			_	_	—	0	25	0.16	2	1	0	0	51	0.16
2400	_			—	—	—	0	12	0.16	2	0	0	0	25	0.16
4800	_			—	_	—	—	—	_	0	7	0	0	12	0.16
9600	-			_	_	_		_	_	0	3	0	_	_	_
19200	-			_	_	_	_	_	_	0	1	0	_	_	_
31250	_			_	_	_	0	0	0	_	_	—	0	1	0
38400	_			_	_	_	_	_	_	0	0	0	_	_	_

	osc	osc						
	10 M	Hz		16 MHz				
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)		
110	2	88	-0.25	2	141	-0.02		
150	2	64	0.16	2	103	0.16		
200	2	48	-0.35	2	77	0.16		
250	2	38	0.16	2	62	-0.79		
300	_		_	2	51	0.16		
600	_	_	_	2	25	0.16		
1200	0	129	0.16	0	207	0.16		
2400	0	64	0.16	0	103	0.16		
4800	_	_	_	0	51	0.16		
9600	_	—	_	0	25	0.16		
19200	_	_	_	0	12	0.16		
31250	0	4	0	0	7	0		
38400	_	_		_	_			

 Table 10-6
 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2)

Notes: 1. The setting should be made so that the error is not more than 1%.

2. The value set in BRR is given by the following equation:

$$\begin{array}{l} \mathsf{N} = \ \displaystyle \frac{\mathsf{OSC}}{(64 \times 2^{2^n} \times \mathsf{B})} - 1 \\ \text{where} \\ \mathsf{B} : \ \mathsf{Bit} \ \mathsf{rate} \ (\mathsf{bit/s}) \\ \mathsf{N} : \ \mathsf{Baud} \ \mathsf{rate} \ \mathsf{generator} \ \mathsf{BRR} \ \mathsf{setting} \ (0 \leq \mathsf{N} \leq 255) \\ \mathsf{OSC} : \ \mathsf{Value} \ \mathsf{of} \ \varnothing_{\mathsf{OSC}} \ (\mathsf{Hz}) \\ \mathsf{n} : \ \mathsf{Baud} \ \mathsf{rate} \ \mathsf{generator} \ \mathsf{input} \ \mathsf{clock} \ \mathsf{number} \ (\mathsf{n} = \mathsf{0}, \, \mathsf{2}, \, \mathsf{or} \ \mathsf{3}) \\ (\mathsf{The} \ \mathsf{relation} \ \mathsf{between} \ \mathsf{n} \ \mathsf{and} \ \mathsf{the} \ \mathsf{clock} \ \mathsf{is} \ \mathsf{shown} \ \mathsf{in} \ \mathsf{table} \ \mathsf{10}\text{-7.}) \end{array}$$

3. The error in table 10-6 is the value obtained from the following equation, rounded to two decimal places.

 $Error (\%) = \frac{B (rate obtained from n, N, OSC) - R (bit rate in left-hand column in table 10-6.)}{R (bit rate in left-hand column in table 10-6.)} \times 100$

Table 10-7 Relation between n and Clock

		SMR Setting		
n	Clock	CKS1	CKS0	
0	Ø	0	0	
0	ø _w /2* ¹ /ø _w * ²	0	1	
2	ø/16	1	0	
3	ø/64	1	1	

Notes: 1. $\sigma_{\rm w}/2$ clock is selected in active (medium- and high-speed) or sleep (medium- and highspeed) mode.

2. $\phi_{\rm w}$ clock is selected in subactive or subsleep mode. SCI3 can be used only when the $\sigma_{\rm w}/2$ is selected as the CPU clock in subactive or subsleep mode.

Table 10-8 shows the maximum bit rate for each frequency. The values shown are for active (high-speed) mode.

Table 10-8 Maximum Bit Rate for Each Frequency (Asynchronous Mode)

		Setting		
OSC (MHz)	Maximum Bit Rate (bit/s)	n	Ν	
0.0384*	600	0	0	
2	31250	0	0	
2.4576	38400	0	0	
4	62500	0	0	
10	156250	0	0	
16	250000	0	0	
Noto: * W/bo	n SMR is not up to CKS1 - 0 CKS0	1		

Note: * When SMR is set up to CKS1 = 0, CKS0 = 1.

Table 10-9 shows examples of BRR settings in synchronous mode. The values shown are for active (high-speed) mode.

	OSC								
	38.4 I	kHz		2 MHz	:		4 MHz		
Bit Rate (bit/s)	n	Ν	Error	n	Ν	Error	n	Ν	Error
200	0	23	0	—		_	—	_	_
250	_		_	_	_	_	2	124	0
300	2	0	0	_					_
500									
1k			0	249	0	_		_	
2.5k			0	99	0	0	199	0	
5k			0	49	0	0	99	0	
10k		N.	0	24	0	0	49	0	
25k			0	9	0	0	19	0	
50k			0	4	0	0	9	0	
100k						0	4	0	
250k			0	0	0	0	1	0	
500k						0	0	0	
1M									

Table 10-9 Examples of BRR Settings for Various Bit Rates (Synchronous Mode) (1)

	OSC					
	10 MHz			16 MHz		
Bit Rate (bit/s)	n	Ν	Error	n	Ν	Error
200	_	_	_	_	_	_
250	—	—	—	3	124	0
300	—	_	_	_	_	_
500	_	_	_	2	249	0
1k	—	—		2	124	0
2.5k	_			2	49	0
5k	0	249	0	2	24	0
10k	0	124	0	0	199	0
25k	0	49	0	0	79	0
50k	0	24	0	0	39	0
100k	_	_		0	19	0
250k	0	4	0	0	7	0
500k	_	_	_	0	3	0
1M				0	1	0

 Table 10-9
 Examples of BRR Settings for Various Bit Rates (Synchronous Mode) (2)

Blank: Cannot be set.

- : A setting can be made, but an error will result.

*: Continuous transmission/reception is not possible.

Notes: The value set in BRR is given by the following equation:

$$N = \frac{OSC}{(8 \times 2^{2n} \times B)} - 1$$

where

B: Bit rate (bit/s)

N: Baud rate generator BRR setting (0 \leq N \leq 255)

OSC: Value of ø_{osc} (Hz)

n: Baud rate generator input clock number (n = 0, 2, or 3)

(The relation between n and the clock is shown in table 10-10.)

Table 10-10 Relation between n and Clock

		SMR Setting					
n	Clock	CKS1	CKS0				
0	Ø	0	0				
0	ø _w /2* ¹ /ø _w * ²	0	1				
2	ø/16	1	0				
3	ø/64	1	1				

Notes: 1. $ø_w/2$ clock is selected in active (medium- and high-speed) or sleep (medium- and high-speed) mode.

2. \emptyset_w clock is selected in subactive or subsleep mode. SCI3 can be used only when the $\emptyset_w/2$ is selected as the CPU operation clock in subactive or subsleep mode.

9.	Clock	stop	register 1	(CKSTPR1)
----	-------	------	------------	-----------

Bit	7	6	5	4	3	2	1	0
	S1CKSTP	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bits relating to SCI3 are described here. For details of the other bits, see the sections on the relevant modules.

Bit 6: SCI31 module standby mode control (S31CKSTP)

Bit 6 controls setting and clearing of module standby mode for SCI31.

S31CKSTP	Description	
0	SCI31 is set to module standby mode*	
1	SCI31 module standby mode is cleared	(initial value)
Note: * S	etting to module standby mode resets all the registers in SCI31.	

Bit 5: SCI32 module standby mode control (S32CKSTP)

Bit 5 controls setting and clearing of module standby mode for SCI32.

S32CKSTF	P Description	
0	SCI32 is set to module standby mode*	
1	SCI32 module standby mode is cleared	(initial value)
Note: *	Setting to module standby mode resets all the registers in SCI32.	

10. Serial Port Control Register (SPCR)

Bit	7	6	5	4	3	2	1	0
		_	SPC32	SPC31	SCINV3	SCINV2	SCINV1	SCINV0
Initial value	1	1	0	0	0	0	0	0
Read/Write	_	_	R/W	R/W	R/W	R/W	R/W	R/W

SPCR is an 8-bit readable/writable register that performs RXD₃₁, RXD₃₂, TXD₃₁, and TXD₃₂ pin input/output data inversion switching. SPCR is initialized to H'C0 by a reset.

Bits 7 and 6: Reserved bits

Bits 7 and 6 are reserved; they are always read as 1 and cannot be modified.

Bit 5: P4₂/TXD₃₂ pin function switch (SPC32)

This bit selects whether pin $P4_2/TXD_{32}$ is used as $P4_2$ or as TXD_{32} .

Bit 5 SPC32	Description	
0	Functions as $P4_2$ I/O pin	(initial value)
1	Functions as TXD ₃₂ output pin*	
Note: *	Set the TE bit in SCR3 after setting this bit to 1.	

Bit 4: P3₅/TXD₃₁ pin function switch (SPC31)

This bit selects whether pin $P3_5/TXD_{31}$ is used as $P3_5$ or as TXD_{31} .

Bit 4 SPC31	Description	
0	Functions as $P3_{s}$ I/O pin	(initial value)
1	Functions as TXD ₃₁ output pin*	
Note: *	Set the TE bit in SCR3 after setting this bit to 1.	

Bit 3: TXD₃₂ pin output data inversion switch

Bit 3 specifies whether or not TXD_{32} pin output data is to be inverted.

Bit 3 SCINV3	Description	
0	TXD ₃₂ output data is not inverted	(initial value)
1	TXD ₃₂ output data is inverted	"

Bit 2: RXD₃₂ pin input data inversion switch

Bit 2 specifies whether or not RXD₃₂ pin input data is to be inverted.

Bit 2 SCINV2	Description	
0	RXD ₃₂ input data is not inverted	(initial value)
1	RXD ₃₂ input data is inverted	

Bit 1: TXD₃₁ pin output data inversion switch

Bit 1 specifies whether or not TXD_{31} pin output data is to be inverted.

Bit 1 SCINV1	Description	
0	TXD ₃₁ output data is not inverted	(initial value)
1	TXD ₃₁ output data is inverted	ï

Bit 0: RXD₃₁ pin input data inversion switch

Bit 0 specifies whether or not RXD₃₁ pin input data is to be inverted.

Bit 0 SCINV0	Description	
0	RXD ₃₁ input data is not inverted	(initial value)
1	RXD ₃₁ input data is inverted	

10.3.3 Operation

1. Overview

SCI3 can perform serial communication in two modes: asynchronous mode in which synchronization is provided character by character, and synchronous mode in which synchronization is provided by clock pulses. The serial mode register (SMR) is used to select asynchronous or synchronous mode and the data transfer format, as shown in table 10-11.

The clock source for SCI3 is determined by bit COM in SMR and bits CKE1 and CKE0 in SCR3, as shown in table 10-12.

- a. Asynchronous mode
- Choice of 5-, 7-, or 8-bit data length
- Choice of parity addition, multiprocessor bit addition, and addition of 1 or 2 stop bits. (The combination of these parameters determines the data transfer format and the character length.)
- Framing error (FER), parity error (PER), overrun error (OER), and break detection during reception
- Choice of internal or external clock as the clock source

When internal clock is selected: SCI3 operates on the baud rate generator clock, and a clock with the same frequency as the bit rate can be output.

When external clock is selected: A clock with a frequency 16 times the bit rate must be input. (The on-chip baud rate generator is not used.)

- b. Synchronous mode
- Data transfer format: Fixed 8-bit data length
- Overrun error (OER) detection during reception
- Choice of internal or external clock as the clock source

When internal clock is selected: SCI3 operates on the baud rate generator clock, and a serial clock is output.

When external clock is selected: The on-chip baud rate generator is not used, and SCI3 operates on the input serial clock.

SMR						Data Trar	sfer Format		
bit 7 COM	bit 6 CHR	bit 2 MP	bit 5 PE	bit 3 STOP	Mode	Data Length	Multiprocessor Bit	Parity Bit	Stop Bit Length
0	0	0	0	0	Asynchronous	8-bit data	No	No	1 bit
0	0	0	0	1	mode				2 bits
0	0	0	1	0	-			Yes	1 bit
0	0	0	1	1	-				2 bits
0	1	0	0	0	-	7-bit data	-	No	1 bit
0	1	0	0	1	-				2 bits
0	1	0	1	0	-			Yes	1 bit
0	1	0	1	1	-				2 bits
0	0	1	0	0	-	8-bit data	Yes	No	1 bit
0	0	1	0	1	-				2 bits
0	0	1	1	0	-	5-bit data	No		1 bit
0	0	1	1	1	<u>.</u>				2 bits
0	1	1	0	0	-	7-bit data	Yes		1 bit
0	1	1	0	1	-				2 bits
0	1	1	1	0	-	5-bit data	No	Yes	1 bit
0	1	1	1	1	-				2 bits
1	*	0	*	*	Synchronous mode	8-bit data	No	No	No

Table 10-11 SMR Settings and Corresponding Data Transfer Formats

*: Don't care

SMR	SCR3				
bit 7	bit 1	bit 0		Transmit/Rece	eive Clock
COM	CKE1	CKE0	Mode	Clock Source	SCK _{3x} Pin Function
0	0	0	Asynchronous	Internal	I/O port (SCK _{3X} pin not used)
0	0	1	mode		Outputs clock with same frequency as bit rate
0	1	0		External	Outputs clock with frequency 16 times bit rate
1	0	0	Synchronous	Internal	Outputs serial clock
1	1	0	mode	External	Inputs serial clock
0	1	1	Reserved (Do r	not specify these	combinations)
1	0	1			
1	1	1			

 Table 10-12
 SMR and SCR3 Settings and Clock Source Selection

c. Interrupts and continuous transmission/reception

SCI3 can carry out continuous reception using RXI and continuous transmission using TXI. These interrupts are shown in table 10-13.

Interrupt	Flags	Interrupt Request Conditions	Notes
RXI	RDRF RIE	When serial reception is performed normally and receive data is transferred from RSR to RDR, bit RDRF is set to 1, and if bit RIE is set to 1 at this time, RXI is enabled and an interrupt is requested. (See figure 10-4 (a).)	The RXI interrupt routine reads the receive data transferred to RDR and clears bit RDRF to 0. Continuous reception can be performed by repeating the above operations until reception of the next RSR data is completed.
ТХІ	TDRE TIE	When TSR is found to be empty (on completion of the previous transmission) and the transmit data placed in TDR is transferred to TSR, bit TDRE is set to 1. If bit TIE is set to 1 at this time, TXI is enabled and an interrupt is requested. (See figure 10-4 (b).)	The TXI interrupt routine writes the next transmit data to TDR and clears bit TDRE to 0. Continuous transmission can be performed by repeating the above operations until the data transferred to TSR has been transmitted.
TEI	TEND TEIE	When the last bit of the character in TSR is transmitted, if bit TDRE is set to 1, bit TEND is set to 1. If bit TEIE is set to 1 at this time, TEI is enabled and an interrupt is requested. (See figure 10-4 (c).)	TEI indicates that the next transmit data has not been written to TDR when the last bit of the transmit character in TSR is sent.

 Table 10-13
 Transmit/Receive Interrupts




Figure 10-4 (a) RDRF Setting and RXI Interrupt




Figure 10-4 (b) TDRE Setting and TXI Interrupt




Figure 10-4 (c) TEND Setting and TEI Interrupt

2. Operation in Asynchronous Mode

In asynchronous mode, serial communication is performed with synchronization provided character by character. A start bit indicating the start of communication and one or two stop bits indicating the end of communication are added to each character before it is sent.

SCI3 has separate transmission and reception units, allowing full-duplex communication. As the transmission and reception units are both double-buffered, data can be written during transmission and read during reception, making possible continuous transmission and reception.

a. Data transfer format

The general data transfer format in asynchronous communication is shown in figure 10-5.




Figure 10-5 Data Format in Asynchronous Communication

In asynchronous communication, the communication line is normally in the mark state (high level). SCI3 monitors the communication line and when it detects a space (low level), identifies this as a start bit and begins serial data communication.

One transfer data character consists of a start bit (low level), followed by transmit/receive data (LSB-first format, starting from the least significant bit), a parity bit (high or low level), and finally one or two stop bits (high level).

In asynchronous mode, synchronization is performed by the falling edge of the start bit during reception. The data is sampled on the 8th pulse of a clock with a frequency 16 times the bit period, so that the transfer data is latched at the center of each bit.

Table 10-14 shows the 16 data transfer formats that can be set in asynchronous mode. The format is selected by the settings in the serial mode register (SMR).

SMR				Serial Data Transfer Format and Frame Length
CHR	PE	MP	STOP	<u>1 2 3 4 5 6 7 8 9 10 11 12 </u>
0	0	0	0	S 8-bit data STOP
0	0	0	1	S 8-bit data STOP STOP
0	0	1	0	S 8-bit data MPB STOP
0	0	1	1	S 8-bit data MPB STOP STOP
0	1	0	0	S 8-bit data P STOP
0	1	0	1	S 8-bit data P STOP STOP
0	1	1	0	S 5-bit data STOP
0	1	1	1	S 5-bit data STOP STOP
1	0	0	0	S 7-bit data STOP
1	0	0	1	S 7-bit data STOP STOP
1	0	1	0	S 7-bit data MPB STOP
1	0	1	1	S 7-bit data MPB STOP STOP
1	1	0	0	S 7-bit data P STOP
1	1	0	1	S 7-bit data P STOP STOP
1	1	1	0	S 5-bit data P STOP
1	1	1	1	S 5-bit data P STOP STOP

 Table 10-14
 Data Transfer Formats (Asynchronous Mode)

Notation:

Start bit S:

STOP: Stop bit P: Parity bit

MPB: Multiprocessor bit

b. Clock

Either an internal clock generated by the baud rate generator or an external clock input at the SCK_{3X} pin can be selected as the SCI3 transmit/receive clock. The selection is made by means of bit COM in SMR and bits SCE1 and CKE0 in SCR3. See table 10-12 for details on clock source selection.

When an external clock is input at the SCK_{3X} pin, the clock frequency should be 16 times the bit rate.

When SCI3 operates on an internal clock, the clock can be output at the SCK_{3X} pin. In this case the frequency of the output clock is the same as the bit rate, and the phase is such that the clock rises at the center of each bit of transmit/receive data, as shown in figure 10-6.




Figure 10-6 Phase Relationship between Output Clock and Transfer Data (Asynchronous Mode) (8-bit data, parity, 2 stop bits)

- c. Data transfer operations
- SCI3 initialization

Before data is transferred on SCI3, bits TE and RE in SCR3 must first be cleared to 0, and then SCI3 must be initialized as follows.


Note: If the operation mode or data transfer format is changed, bits TE and RE must first be cleared to 0.


When bit TE is cleared to 0, bit TDRE is set to 1.

Note that the RDRF, PER, FER, and OER flags and the contents of RDR are retained when RE is cleared to 0.

When an external clock is used in asynchronous mode, the clock should not be stopped during operation, including initialization. When an external clock is used in synchronous mode, the clock should not be supplied during operation, including initialization.

Figure 10-7 shows an example of a flowchart for initializing SCI3.







- 2. Set the data transfer format in the serial mode register (SMR).
- 3. Write the value corresponding to the transfer rate in BRR. This operation is not necessary when an external clock is selected.
- 4. Wait for at least one bit period, then set bits TIE, RIE, MPIE, and TEIE in SCR3, and set bits RE and TE to 1 in PMR7. Setting bits TE and RE enables the TXD3x and RXD3x pins to be used. In asynchronous mode the mark state is established when transmitting, and the idle state waiting for a start bit when receiving.

Figure 10-7 Example of SCI3 Initialization Flowchart

• Transmitting

Figure 10-8 shows an example of a flowchart for data transmission. This procedure should be followed for data transmission after initializing SCI3.





SCI3 operates as follows when transmitting data.

SCI3 monitors bit TDRE in SSR, and when it is cleared to 0, recognizes that data has been written to TDR and transfers data from TDR to TSR. It then sets bit TDRE to 1 and starts transmitting. If bit TIE in SCR3 is set to 1 at this time, a TXI request is made.

Serial data is transmitted from the TXD3x pin using the relevant data transfer format in table 10-14. When the stop bit is sent, SCI3 checks bit TDRE. If bit TDRE is cleared to 0, SCI3 transfers data from TDR to TSR, and when the stop bit has been sent, starts transmission of the next frame. If bit TDRE is set to 1, bit TEND in SSR bit is set to 1the mark state, in which 1s are transmitted, is established after the stop bit has been sent. If bit TEIE in SCR3 is set to 1 at this time, a TEI request is made.

Figure 10-9 shows an example of the operation when transmitting in asynchronous mode.




Figure 10-9 Example of Operation when Transmitting in Asynchronous Mode (8-bit data, parity, 1 stop bit)

• Receiving

Figure 10-10 shows an example of a flowchart for data reception. This procedure should be followed for data reception after initializing SCI3.




Figure 10-10 Example of Data Reception Flowchart (Asynchronous Mode)




Figure 10-10 Example of Data Reception Flowchart (Asynchronous Mode) (cont)

SCI3 operates as follows when receiving data.

SCI3 monitors the communication line, and when it detects a 0 start bit, performs internal synchronization and begins reception. Reception is carried out in accordance with the relevant data transfer format in table 10-14. The received data is first placed in RSR in LSB-to-MSB order, and then the parity bit and stop bit(s) are received. SCI3 then carries out the following checks.

• Parity check

SCI3 checks that the number of 1 bits in the receive data conforms to the parity (odd or even) set in bit PM in the serial mode register (SMR).

• Stop bit check

SCI3 checks that the stop bit is 1. If two stop bits are used, only the first is checked.

• Status check

SCI3 checks that bit RDRF is set to 0, indicating that the receive data can be transferred from RSR to RDR.

If no receive error is found in the above checks, bit RDRF is set to 1, and the receive data is stored in RDR. If bit RIE is set to 1 in SCR3, an RXI interrupt is requested. If the error checks identify a receive error, bit OER, PER, or FER is set to 1 depending on the kind of error. Bit RDRF retains its state prior to receiving the data. If bit RIE is set to 1 in SCR3, an ERI interrupt is requested.

Table 10-15 shows the conditions for detecting a receive error, and receive data processing.

Note: No further receive operations are possible while a receive error flag is set. Bits OER, FER, PER, and RDRF must therefore be cleared to 0 before resuming reception.

Table 10-15 Receive Error Detection Conditions and Receive Data Processing

Receive Error	Abbreviation	Detection Conditions	Receive Data Processing
Overrun error	OER	When the next date receive operation is completed while bit RDRF is still set to 1 in SSR	Receive data is not transferred from RSR to RDR
Framing error	FER	When the stop bit is 0	Receive data is transferred from RSR to RDR
Parity error	PER	When the parity (odd or even) set in SMR is different from that of the received data	




Figure 10-11 shows an example of the operation when receiving in asynchronous mode.

Figure 10-11 Example of Operation when Receiving in Asynchronous Mode (8-bit data, parity, 1 stop bit)

3. Operation in Synchronous Mode

In synchronous mode, SCI3 transmits and receives data in synchronization with clock pulses. This mode is suitable for high-speed serial communication.

SCI3 has separate transmission and reception units, allowing full-duplex communication with a shared clock.

As the transmission and reception units are both double-buffered, data can be written during transmission and read during reception, making possible continuous transmission and reception.

a. Data transfer format

The general data transfer format in synchronous communication is shown in figure 10-12.




Figure 10-12 Data Format in Synchronous Communication

In synchronous communication, data on the communication line is output from one falling edge of the serial clock until the next falling edge. Data confirmation is guaranteed at the rising edge of the serial clock.

One transfer data character begins with the LSB and ends with the MSB. After output of the MSB, the communication line retains the MSB state.

When receiving in synchronous mode, SCI3 latches receive data at the rising edge of the serial clock.

The data transfer format uses a fixed 8-bit data length.

Parity and multiprocessor bits cannot be added.

b. Clock

Either an internal clock generated by the baud rate generator or an external clock input at the SCK3x pin can be selected as the SCI3 serial clock. The selection is made by means of bit COM in SMR and bits CKE1 and CKE0 in SCR3. See table 10-12 for details on clock source selection.

When SCI3 operates on an internal clock, the serial clock is output at the SCK3x pin. Eight pulses of the serial clock are output in transmission or reception of one character, and when SCI3 is not transmitting or receiving, the clock is fixed at the high level.

- c. Data transfer operations
- SCI3 initialization

Data transfer on SCI3 first of all requires that SCI3 be initialized as described in "SCI initialization" under 10.3.3, 2. c. Data transfer operations, and shown in figure 10-7.

• Transmitting

Figure 10-13 shows an example of a flowchart for data transmission. This procedure should be followed for data transmission after initializing SCI3.




Figure 10-13 Example of Data Transmission Flowchart (Synchronous Mode)

SCI3 operates as follows when transmitting data.

SCI3 monitors bit TDRE in SSR, and when it is cleared to 0, recognizes that data has been written to TDR and transfers data from TDR to TSR. It then sets bit TDRE to 1 and starts transmitting. If bit TIE in SCR3 is set to 1 at this time, a TXI request is made.

When clock output mode is selected, SCI3 outputs 8 serial clock pulses. When an external clock is selected, data is output in synchronization with the input clock.

Serial data is transmitted from the TXD3x pin in order from the LSB (bit 0) to the MSB (bit 7). When the MSB (bit 7) is sent, checks bit TDRE. If bit TDRE is cleared to 0, SCI3 transfers data from TDR to TSR, and starts transmission of the next frame. If bit TDRE is set to 1, SCI3 sets bit TEND to 1 in SSR, and after sending the MSB (bit 7), retains the MSB state. If bit TEIE in SCR3 is set to 1 at this time, a TEI request is made.

After transmission ends, the SCK pin is fixed at the high level.

Note: Transmission is not possible if an error flag (OER, FER, or PER) that indicates the data reception status is set to 1. Check that these error flags are all cleared to 0 before a transmit operation.

Figure 10-14 shows an example of the operation when transmitting in synchronous mode.




Figure 10-14 Example of Operation when Transmitting in Synchronous Mode

• Receiving

Figure 10-15 shows an example of a flowchart for data reception. This procedure should be followed for data reception after initializing SCI3.




Figure 10-15 Example of Data Reception Flowchart (Synchronous Mode)

SCI3 operates as follows when receiving data.

SCI3 performs internal synchronization and begins reception in synchronization with the serial clock input or output.

The received data is placed in RSR in LSB-to-MSB order.

After the data has been received, SCI3 checks that bit RDRF is set to 0, indicating that the receive data can be transferred from RSR to RDR.

If this check shows that there is no overrun error, bit RDRF is set to 1, and the receive data is stored in RDR. If bit RIE is set to 1 in SCR3, an RXI interrupt is requested. If the check identifies an overrun error, bit OER is set to 1.

Bit RDRF remains set to 1. If bit RIE is set to 1 in SCR3, an ERI interrupt is requested.

See table 10-15 for the conditions for detecting a receive error, and receive data processing.

Note: No further receive operations are possible while a receive error flag is set. Bits OER, FER, PER, and RDRF must therefore be cleared to 0 before resuming reception.

Figure 10-16 shows an example of the operation when receiving in synchronous mode.






Figure 10-16 Example of Operation when Receiving in Synchronous Mode

Figure 10-17 shows an example of a flowchart for a simultaneous transmit/receive operation. This procedure should be followed for simultaneous transmission/reception after initializing SCI3.





4. Multiprocessor Communication Function

The multiprocessor communication function enables data to be exchanged among a number of processors on a shared communication line. Serial data communication is performed in asynchronous mode using the multiprocessor format (in which a multiprocessor bit is added to the transfer data).

In multiprocessor communication, each receiver is assigned its own ID code. The serial communication cycle consists of two cycles, an ID transmission cycle in which the receiver is specified, and a data transmission cycle in which the transfer data is sent to the specified receiver. These two cycles are differentiated by means of the multiprocessor bit, 1 indicating an ID transmission cycle, and 0, a data transmission cycle.

The sender first sends transfer data with a 1 multiprocessor bit added to the ID code of the receiver it wants to communicate with, and then sends transfer data with a 0 multiprocessor bit added to the transmit data. When a receiver receives transfer data with the multiprocessor bit set to 1, it compares the ID code with its own ID code, and if they are the same, receives the transfer data sent next. If the ID codes do not match, it skips the transfer data until data with the multiprocessor bit set to 1 is sent again.

In this way, a number of processors can exchange data among themselves.

Figure 10-18 shows an example of communication between processors using the multiprocessor format.





Figure 10-18 Example of Inter-Processor Communication Using Multiprocessor Format (Sending data H'AA to receiver A)

There is a choice of four data transfer formats. If a multiprocessor format is specified, the parity bit specification is invalid. See table 10-14 for details.


For details on the clock used in multiprocessor communication, see 10.3.3, 2. Operation in Asynchronous Mode.

• Multiprocessor transmitting

Figure 10-19 shows an example of a flowchart for multiprocessor data transmission. This procedure should be followed for multiprocessor data transmission after initializing SCI3.



- Read the serial status register (SSR) and check that bit TDRE is set to 1, then set bit MPBT in SSR to 0 or 1 and write transmit data to the transmit data register (TDR). When data is written to TDR, bit TDRE is cleared to 0 automatically.
- When continuing data transmission, be sure to read TDRE = 1 to confirm that a write can be performed before writing data to TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically.
- If a break is to be output when data transmission ends, set the port PCR to 1 and clear the port PDR to 0, then clear bit TE in SCR3 to 0.



SCI3 operates as follows when transmitting data.

SCI3 monitors bit TDRE in SSR, and when it is cleared to 0, recognizes that data has been written to TDR and transfers data from TDR to TSR. It then sets bit TDRE to 1 and starts transmitting. If bit TIE in SCR3 is set to 1 at this time, a TXI request is made.

Serial data is transmitted from the TXD pin using the relevant data transfer format in table 10-14. When the stop bit is sent, SCI3 checks bit TDRE. If bit TDRE is cleared to 0, SCI3 transfers data from TDR to TSR, and when the stop bit has been sent, starts transmission of the next frame. If bit TDRE is set to 1 bit TEND in SSR bit is set to 1, the mark state, in which 1s are transmitted, is established after the stop bit has been sent. If bit TEIE in SCR3 is set to 1 at this time, a TEI request is made.

Figure 10-20 shows an example of the operation when transmitting using the multiprocessor format.





Figure 10-20 Example of Operation when Transmitting using Multiprocessor Format (8-bit data, multiprocessor bit, 1 stop bit)

Multiprocessor receiving

Figure 10-21 shows an example of a flowchart for multiprocessor data reception. This procedure should be followed for multiprocessor data reception after initializing SCI3.



- 1. Set bit MPIE to 1 in SCR3.
- Read bits OER and FER in the serial status register (SSR) to determine if there is an error. If a receive error has occurred, execute receive error processing.
- Read SSR and check that bit RDRF is set to 1. If it is, read the receive data in RDR and compare it with this receiver's own ID. If the ID is not this receiver's, set bit MPIE to 1 again. When the RDR data is read, bit RDRF is cleared to 0 automatically.
- 4. Read SSR and check that bit RDRF is set to 1, then read the data in RDR.
- 5. If a receive error has occurred, read bits OER and FER in SSR to identify the error, and after carrying out the necessary error processing, ensure that bits OER and FER are both cleared to 0. Reception cannot be resumed if either of these bits is set to 1. In the case of a framing error, a break can be detected by reading the value of the RXD_{3x} pin.

Figure 10-21 Example of Multiprocessor Data Reception Flowchart




Figure 10-21 Example of Multiprocessor Data Reception Flowchart (cont)

Figure 10-22 shows an example of the operation when receiving using the multiprocessor format.




Figure 10-22 Example of Operation when Receiving using Multiprocessor Format (8-bit data, multiprocessor bit, 1 stop bit)

10.3.4 Interrupts

SCI3 can generate six kinds of interrupts: transmit end, transmit data empty, receive data full, and three receive error interrupts (overrun error, framing error, and parity error). These interrupts have the same vector address.

The various interrupt requests are shown in table 10-16.

Interrupt Abbreviation	Interrupt Request	Vector Address
RXI	Interrupt request initiated by receive data full flag (RDRF)	H'0022/H'0024
ТХІ	Interrupt request initiated by transmit data empty flag (TDRE)	-
TEI	Interrupt request initiated by transmit end flag (TEND)	-
ERI	Interrupt request initiated by receive error flag (OER, FER, PER)	-

Table 10-16 SCI3 Interrupt Requests

Each interrupt request can be enabled or disabled by means of bits TIE and RIE in SCR3.

When bit TDRE is set to 1 in SSR, a TXI interrupt is requested. When bit TEND is set to 1 in SSR, a TEI interrupt is requested. These two interrupts are generated during transmission.

The initial value of bit TDRE in SSR is 1. Therefore, if the transmit data empty interrupt request (TXI) is enabled by setting bit TIE to 1 in SCR3 before transmit data is transferred to TDR, a TXI interrupt will be requested even if the transmit data is not ready.

Also, the initial value of bit TEND in SSR is 1. Therefore, if the transmit end interrupt request (TEI) is enabled by setting bit TEIE to 1 in SCR3 before transmit data is transferred to TDR, a TEI interrupt will be requested even if the transmit data has not been sent.

Effective use of these interrupt requests can be made by having processing that transfers transmit data to TDR carried out in the interrupt service routine.

To prevent the generation of these interrupt requests (TXI and TEI), on the other hand, the enable bits for these interrupt requests (bits TIE and TEIE) should be set to 1 after transmit data has been transferred to TDR.

When bit RDRF is set to 1 in SSR, an RXI interrupt is requested, and if any of bits OER, PER, and FER is set to 1, an ERI interrupt is requested. These two interrupt requests are generated during reception.

For further details, see 3.3, Interrupts.

10.3.5 Application Notes

The following points should be noted when using SCI3.

1. Relation between writes to TDR and bit TDRE

Bit TDRE in the serial status register (SSR) is a status flag that indicates that data for serial transmission has not been prepared in TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically. When SCI3 transfers data from TDR to TSR, bit TDRE is set to 1.

Data can be written to TDR irrespective of the state of bit TDRE, but if new data is written to TDR while bit TDRE is cleared to 0, the data previously stored in TDR will be lost of it has not yet been transferred to TSR. Accordingly, to ensure that serial transmission is performed dependably, you should first check that bit TDRE is set to 1, then write the transmit data to TDR once only (not two or more times).

2. Operation when a number of receive errors occur simultaneously

If a number of receive errors are detected simultaneously, the status flags in SSR will be set to the states shown in table 10-17. If an overrun error is detected, data transfer from RSR to RDR will not be performed, and the receive data will be lost.

SSR Status Flags				Receive Data Transfer		
RDRF*	OER	FER	PER	RSR o RDR	Receive Error Status	
1	1	0	0	×	Overrun error	
0	0	1	0	0	Framing error	
0	0	0	1	0	Parity error	
1	1	1	0	×	Overrun error + framing error	
1	1	0	1	×	Overrun error + parity error	
0	0	1	1	0	Framing error + parity error	
1	1	1	1	×	Overrun error + framing error + parity error	

Table 10-17	SSR Status Flag States and Receive Data Transfer
-------------	--

• : Receive data is transferred from RSR to RDR.

×: Receive data is not transferred from RSR to RDR.

Note: * Bit RDRF retains its state prior to data reception. However, note that if RDR is read after an overrun error has occurred in a frame because reading of the receive data in the previous frame was delayed, RDRF will be cleared to 0.

3. Break detection and processing

When a framing error is detected, a break can be detected by reading the value of the RXD_{3X} pin directly. In a break, the input from the RXD_{3X} pin becomes all 0s, with the result that bit FER is set and bit PER may also be set.

SCI3 continues the receive operation even after receiving a break. Note, therefore, that even though bit FER is cleared to 0 it will be set to 1 again.

4. Mark state and break detection

When bit TE is cleared to 0, the TXD_{3X} pin functions as an I/O port whose input/output direction and level are determined by PDR and PCR. This fact can be used to set the TXD_{3X} pin to the mark state, or to detect a break during transmission.

To keep the communication line in the mark state (1 state) until bit TE is set to 1, set PCR = 1 and PDR = 1. Since bit TE is cleared to 0 at this time, the TXD_{3X} pin functions as an I/O port and 1 is output.

To detect a break, clear bit TE to 0 after setting PCR = 1 and PDR = 0.

When bit TE is cleared to 0, the transmission unit is initialized regardless of the current transmission state, the TXD_{3x} pin functions as an I/O port, and 0 is output from the TXD_{3x} pin.

5. Receive error flags and transmit operation (synchronous mode only)

When a receive error flag (OER, PER, or FER) is set to 1, transmission cannot be started even if bit TDRE is cleared to 0. The receive error flags must be cleared to 0 before starting transmission.

Note also that receive error flags cannot be cleared to 0 even if bit RE is cleared to 0.

6. Receive data sampling timing and receive margin in asynchronous mode

In asynchronous mode, SCI3 operates on a basic clock with a frequency 16 times the transfer rate. When receiving, SCI3 performs internal synchronization by sampling the falling edge of the start bit with the basic clock. Receive data is latched internally at the 8th rising edge of the basic clock. This is illustrated in figure 10-23.




Figure 10-23 Receive Data Sampling Timing in Asynchronous Mode

Consequently, the receive margin in asynchronous mode can be expressed as shown in equation (1).

$$M = \{(0.5 - \frac{1}{2N}) - \frac{D - 0.5}{N} - (L - 0.5) F\} 5 100 [\%]$$
..... Equation (1)

where

- M: Receive margin (%)
- N: Ratio of bit rate to clock (N = 16)
- D: Clock duty (D = 0.5 to 1.0)
- L: Frame length (L = 9 to 12)
- F: Absolute value of clock frequency deviation

Substituting 0 for F (absolute value of clock frequency deviation) and 0.5 for D (clock duty) in equation (1), a receive margin of 46.875% is given by equation (2).

When D = 0.5 and F = 0, M = $\{0.5 - \frac{1}{2 \times 16}\} \times 100 \ [\%]$ = 46.875% Equation (2)

However, this is only a computed value, and a margin of 20% to 30% should be allowed when carrying out system design.

7. Relation between RDR reads and bit RDRF

In a receive operation, SCI3 continually checks the RDRF flag. If bit RDRF is cleared to 0 when reception of one frame ends, normal data reception is completed. If bit RDRF is set to 1, this indicates that an overrun error has occurred.

When the contents of RDR are read, bit RDRF is cleared to 0 automatically. Therefore, if bit RDR is read more than once, the second and subsequent read operations will be performed while bit RDRF is cleared to 0. Note that, when an RDR read is performed while bit RDRF is cleared to 0, if the read operation coincides with completion of reception of a frame, the next frame of data may be read. This is illustrated in figure 10-24.




Figure 10-24 Relation between RDR Read Timing and Data

In this case, only a single RDR read operation (not two or more) should be performed after first checking that bit RDRF is set to 1. If two or more reads are performed, the data read the first time should be transferred to RAM, etc., and the RAM contents used. Also, ensure that there is sufficient margin in an RDR read operation before reception of the next frame is completed. To be precise in terms of timing, the RDR read should be completed before bit 7 is transferred in synchronous mode, or before the STOP bit is transferred in asynchronous mode.

8. Transmission and Reception Operation at State Transition

Make sure state transition operation is performed after transmission and reception operations are completed.

9. Cautions on Switching of SCK_{3X} Pin Function

If the function of the SCK_{3X} pin is switched from clock output to I/O port after using the SCI3 in clock synchronization mode, the low level is output in a moment (1/2 of the system clock ϕ) at the SCK_{3X} pin function switching.

This momentary low level output can be avoided in either of the following two methods:

a. When disabling SCK_{3X} pin clock output

When stopping signal transmission, clear the bits TE and RE in SCR3, and set the CKE1 bit to 1 and the CKE0 bit to 0 simultaneously with a single command.

In this case, use the COM bit in SMR set at 1. This means it cannot be used as an I/O port. Also, to avoid intermediate potential from being applied to the SCK_{3X} pin, pull up the line connected to the SCK_{3X} pin to V_{CC} potential with a resistance, or supply an output from other devices.

- b. When switching the SCK_{3X} pin function from clock output to I/O port When stopping signal transmission,
 - (1) Clear the bits TE and RE in SCR3, and set the CKE1 bit to 1 and the CKE0 bit to 0 simultaneously with a single command.
 - (2) Then, clear the COM bit in SMR to 0.
 - (3) Finally, clear the bits CKE1 and CKE0 in SCR3 to 0. Avoid intermediate potential from being applied to the SCK_{3X} pin.

10. Setting in Subactive and Subsleep Modes

In subactive or subsleep mode, SCI3 can be used only when the $\phi_w/2$ is selected as the CPU clock. Set the SA1 bit in SYSCR2 to 1.

Section 11 A/D Converter

11.1 Overview

The H8/3937 Series and H8/3937R Series include on-chip a resistance-ladder-based successiveapproximation analog-to-digital converter, and can convert up to 8 channels of analog input.

11.1.1 Features

The A/D converter has the following features.

- 10-bit resolution
- 8 input channels
- Conversion time: approx. 12.4 µs per channel (at 5 MHz operation)
- Built-in sample-and-hold function
- Interrupt requested on completion of A/D conversion
- A/D conversion can be started by external trigger input
- Use of module standby mode enables this module to be placed in standby mode independently when not used.

11.1.2 Block Diagram

Figure 11-1 shows a block diagram of the A/D converter.




Figure 11-1 Block Diagram of the A/D Converter

11.1.3 Pin Configuration

Table 11-1 shows the A/D converter pin configuration.

Name	Abbrev.	I/O	Function
Analog power supply	AV_{cc}	Input	Power supply and reference voltage of analog part
Analog ground	AV _{ss}	Input	Ground and reference voltage of analog part
Analog input 0	AN ₀	Input	Analog input channel 0
Analog input 1	AN ₁	Input	Analog input channel 1
Analog input 2	AN ₂	Input	Analog input channel 2
Analog input 3	AN ₃	Input	Analog input channel 3
Analog input 4	AN ₄	Input	Analog input channel 4
Analog input 5	AN ₅	Input	Analog input channel 5
Analog input 6	AN ₆	Input	Analog input channel 6
Analog input 7	AN ₇	Input	Analog input channel 7
External trigger input	ADTRG	Input	External trigger input for starting A/D conversion

 Table 11-1
 Pin Configuration

11.1.4 Register Configuration

Table 11-2 shows the A/D converter register configuration.

Table 11-2 Register Configuration

Name	Abbrev.	R/W	Initial Value	Address
A/D mode register	AMR	R/W	H'30	H'FFC6
A/D start register	ADSR	R/W	H'7F	H'FFC7
A/D result register H	ADRRH	R	Not fixed	H'FFC4
A/D result register L	ADRRL	R	Not fixed	H'FFC5
Clock stop register 1	CKSTPRT1	R/W	H'FF	H'FFFA

11.2 Register Descriptions

11.2.1 A/D Result Registers (ADRRH, ADRRL)

Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	_	—	_	—	_	—
Initial value	Not fixed		Not fixed	_	_	_	_	-	_							
Read/Write	R	R	R	R	R	R	R	R	R	R	_	_	_	_	—	
	ADRRH											ADF	/ RRL			

ADRRH and ADRRL together comprise a 16-bit read-only register for holding the results of analog-to-digital conversion. The upper 8 bits of the data are held in ADRRH, and the lower 2 bits in ADRRL.

ADRRH and ADRRL can be read by the CPU at any time, but the ADRRH and ADRRL values during A/D conversion are not fixed. After A/D conversion is complete, the conversion result is stored as 10-bit data, and this data is held until the next conversion operation starts.

ADRRH and ADRRL are not cleared on reset.

11.2.2 A/D Mode Register (AMR)

Bit	7	6	5	4	3	2	1	0
	CKS	TRGE	—	_	СНЗ	CH2	CH1	CH0
Initial value	0	0	1	1	0	0	0	0
Read/Write	R/W	R/W	_	_	R/W	R/W	R/W	R/W

AMR is an 8-bit read/write register for specifying the A/D conversion speed, external trigger option, and the analog input pins.

Upon reset, AMR is initialized to H'30.

Bit 7: Clock select (CKS)

Bit 7 sets the A/D conversion speed.

Bit 7		Conversion Time	
CKS	Conversion Period	ø = 1 MHz	ø = 5 MHz
0	62/ø (initial value)	62 µs	12.4 µs
1	31/ø	31 µs	·

Note: * Operation is not guaranteed if the conversion time is less than 12.4 μ s. Set bit 7 for a value of at least 12.4 μ s.

Bit 6: External trigger select (TRGE)

Bit 6 enables or disables the start of A/D conversion by external trigger input.

Bit 6 TRGE	Description
0	Disables start of A/D conversion by external trigger (initial value)
1	Enables start of A/D conversion by rising or falling edge of external trigger at pin ADTRG*
Note: *	The external trigger (ADTRG) edge is selected by bit INTEG4 of IEGR. See 1. IRQ edge select register (IEGR) in 3.3.2 for details.

Bits 5 and 4: Reserved bits

Bits 5 and 4 are reserved; they are always read as 1, and cannot be modified.

Bits 3 to 0: Channel select (CH3 to CH0)

Bits 3 to 0 select the analog input channel.

The channel selection should be made while bit ADSF is cleared to 0.

Bit 3 CH3	Bit 2 CH2	Bit 1 CH1	Bit 0 CH0	Analog Input Channel	
0	0	*	*	No channel selected	(initial value)
0	1	0	0	AN _o	
0	1	0	1	AN ₁	
0	1	1	0	AN ₂	
0	1	1	1	AN ₃	
1	0	0	0	AN ₄	
1	0	0	1	AN ₅	
1	0	1	0	AN ₆	
1	0	1	1	AN ₇	
1	1	*	*	Reserved	

*: Don't care

11.2.3 A/D Start Register (ADSR)

Bit	7	6	5	4	3	2	1	0	_
	ADSF	—	—	—		_	—		
Initial value	0	1	1	1	1	1	1	1	-
Read/Write	R/W	_	_		_	—	_	_	

The A/D start register (ADSR) is an 8-bit read/write register for starting and stopping A/D conversion.

A/D conversion is started by writing 1 to the A/D start flag (ADSF) or by input of the designated edge of the external trigger signal, which also sets ADSF to 1. When conversion is complete, the converted data is set in ADRRH and ADRRL, and at the same time ADSF is cleared to 0.

Bit 7: A/D start flag (ADSF)

Bit 7 controls and indicates the start and end of A/D conversion.

Bit 7 ADSF	Description					
0	Read: Indicates the completion of A/D conversion (initial value)					
	Write: Stops A/D conversion					
1	Read: Indicates A/D conversion in progress					
	Write: Starts A/D conversion					

Bits 6 to 0: Reserved bits

Bits 6 to 0 are reserved; they are always read as 1, and cannot be modified.

11.2.4 Clock Stop Register 1 (CKSTPR1)

Bit	7	6	5	4	3	2	1	0
	S1CKSTP	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the A/D converter is described here. For details of the other bits, see the sections on the relevant modules.

Bit 4: A/D converter module standby mode control (ADCKSTP)

Bit 4 controls setting and clearing of module standby mode for the A/D converter.

ADCKSTP	Description	
0	A/D converter is set to module standby mode	
1	A/D converter module standby mode is cleared	(initial value)

11.3 Operation

11.3.1 A/D Conversion Operation

The A/D converter operates by successive approximations, and yields its conversion result as 10bit data.

A/D conversion begins when software sets the A/D start flag (bit ADSF) to 1. Bit ADSF keeps a value of 1 during A/D conversion, and is cleared to 0 automatically when conversion is complete.

The completion of conversion also sets bit IRRAD in interrupt request register 2 (IRR2) to 1. An A/D conversion end interrupt is requested if bit IENAD in interrupt enable register 2 (IENR2) is set to 1.

If the conversion time or input channel needs to be changed in the A/D mode register (AMR) during A/D conversion, bit ADSF should first be cleared to 0, stopping the conversion operation, in order to avoid malfunction.

11.3.2 Start of A/D Conversion by External Trigger Input

The A/D converter can be made to start A/D conversion by input of an external trigger signal. External trigger input is enabled at pin ADTRG when bit IRQ4 in PMR1 is set to 1 and bit TRGE in AMR is set to 1. Then when the input signal edge designated in bit IEG4 of interrupt edge select register (IEGR) is detected at pin ADTRG, bit ADSF in ADSR will be set to 1, starting A/D conversion.

Figure 11-2 shows the timing.




Figure 11-2 External Trigger Input Timing

11.3.3 A/D Converter Operation Modes

A/D converter operation modes are shown in table 11-3.

Table 11-3 A/D Converter Operation Modes

Operation Mode	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module Standby
AMR	Reset	Functions	Functions	Held	Held	Held	Held	Held
ADSR	Reset	Functions	Functions	Held	Held	Held	Held	Held
ADRRH	Held*	Functions	Functions	Held	Held	Held	Held	Held
ADRRL	Held*	Functions	Functions	Held	Held	Held	Held	Held
NI-t W								

Note: * Undefined in a power-on reset.

11.4 Interrupts

When A/D conversion ends (ADSF changes from 1 to 0), bit IRRAD in interrupt request register 2 (IRR2) is set to 1.

A/D conversion end interrupts can be enabled or disabled by means of bit IENAD in interrupt enable register 2 (IENR2).

For further details see 3.3, Interrupts.


11.5 Typical Use

An example of how the A/D converter can be used is given below, using channel 1 (pin AN1) as the analog input channel. Figure 11-3 shows the operation timing.

- 1. Bits CH3 to CH0 of the A/D mode register (AMR) are set to 0101, making pin AN1 the analog input channel. A/D interrupts are enabled by setting bit IENAD to 1, and A/D conversion is started by setting bit ADSF to 1.
- 2. When A/D conversion is complete, bit IRRAD is set to 1, and the A/D conversion result is stored is stored in ADRRH and ADRRL. At the same time ADSF is cleared to 0, and the A/D converter goes to the idle state.
- 3. Bit IENAD = 1, so an A/D conversion end interrupt is requested.
- 4. The A/D interrupt handling routine starts.
- 5. The A/D conversion result is read and processed.

6. The A/D interrupt handling routine ends.

If ADSF is set to 1 again afterward, A/D conversion starts and steps 2 through 6 take place.






Figure 11-3 Typical A/D Converter Operation Timing




Figure 11-4 Flow Chart of Procedure for Using A/D Converter (Polling by Software)




Figure 11-5 Flow Chart of Procedure for Using A/D Converter (Interrupts Used)

11.6 Application Notes

- Data in ADRRH and ADRRL should be read only when the A/D start flag (ADSF) in the A/D start register (ADSR) is cleared to 0.
- Changing the digital input signal at an adjacent pin during A/D conversion may adversely affect conversion accuracy.
- When A/D conversion is started after clearing module standby mode, wait for 10 ø clock cycles before starting.
- In active mode and sleep mode, the analog power supply current (AI_{STOP1}) flows in the ladder resistance even when the A/D converter is on standby. Therefore, if the A/D converter is not used, it is recommended that AV_{CC} be connected to the system power supply and the ADCKSTP (A/D converter module standby mode control) bit be cleared to 0 in clock stop register 1 (CKSTPR1).

Section 12 FLEXTM Roaming Decoder II

The contents of this section apply to the FLEXTM Roaming Decoder. Note that underlining in the text indicates differences in specification from the FLEXTM Non-Roaming Decoder.

12.1 Overview

Its primary function is to process information received and demodulated from a FLEX radio paging channel, select messages addressed to the paging device and communicate the message information to the host. The FLEX decoder also operates the paging receiver in an efficient power consumption mode and enables the host to operate in a low power mode when monitoring a single channel for message information.

12.1.1 Features

- FLEX TM paging protocol decoder
- 16 programmable user address words
- 16 fixed temporary addresses
- <u>16 operator messaging addresses</u>
- 1600, 3200, and 6400 bits per second decoding
- Any-phase or single-phase decoding
- Uses standard Serial Peripheral Interface (SPI) in slave mode
- Allows low current STOP mode operation of host processor
- Highly programmable receiver control
- Real time clock time base
- FLEX fragmentation and group messaging support
- Real time clock over-the-air update support
- Compatible with synthesized receivers
- SSID and NID Roaming support
- Low Battery Indication (External detector)
- Backward compatible to the standard and roaming FLEX decoders
- Internal demodulator and data slicer
- Improved battery savings via partial correlation and intermittent receiver clock
- Full support for revision 1.9 of the FLEX protocol

Additional Support: FLEX System Software from Motorola is a family of software components for building world-class products incorporating messaging capabilities. FLEXstack[™] Software is specifically designed to support the FLEX[™] Roaming Decoder II IC. FLEXstack Software runs on a product's host processor and takes care of communicating with the FLEX decoder, acquiring

the proper FLEX channel, and fully interpreting the code words that are passed to the host from the FLEX decoder.

Additional Information: Additional Information on the FLEX[™] protocol decoder chip set and FLEXstack[™] software can be found at the following website: http://www.hitachi.co.jp/Sicd/English/Products/micom/stack/stack.html.

12.1.2 System Block Diagram




Figure 12-1 Example Block Diagram Using Internal Demodulator

When configured to use the internal demodulator, the FLEX decoder connects to a receiver capable of generating a limited (i.e. 1-bit digitized) 455 kHz or 140 kHz IF signal. In this mode, the FLEX decoder has 7 receiver control lines used for warming up and shutting down a receiver in stages. The FLEX decoder has the ability to detect a low battery signal during the receiver control sequences. It interfaces to a host MCU through a standard SPI. It has a 1 minute timer that offers low power support for a time of day function on the host.

When using the internal demodulator, the oscillator frequency (or external clock) must be 160 kHz. The CLKOUT signal can be programmed to be either a 38.4 kHz signal created by fractionally dividing the oscillator clock, or a 40 kHz signal creating by dividing the oscillator clock by 4.




Figure 12-2 Example Block Diagram Using External Demodulator

The FLEX decoder can also be configured to connect to a receiver capable of converting a 4 level audio signal into a 2 bit digital signal. In this mode, the FLEX decoder has 8 receiver control lines used for warming up and shutting down a receiver in stages. It also includes configuration settings for the two post detection filter bandwidths required to decode the two symbol rates of the FLEX signal. Also when using an external demodulator, the oscillator (or external clock) must be 76.8 kHz and the CLKOUT signal (when enabled) is 38.4 kHz clock output capable of driving other devices.




Figure 12-3 Block Diagram

12.2 SPI Packets

All data communicated between the FLEX decoder and the host MCU is transmitted on the SPI in 32-bit packets. Each packet consists of an 8-bit ID followed by 24 bits of information. The FLEX decoder uses the SPI bus in full duplex mode. In other words, whenever a packet communication occurs, the data in both directions is valid packet data.

The SPI interface consists of a $\overline{\text{READY}}$ pin and four SPI pins ($\overline{\text{SS}}$, SCK, MOSI, and MISO).The $\overline{\text{SS}}$ is used as a chip select for the FLEX decoder. The SCK is a clock supplied by the host MCU. The data from the host is transmitted on the MOSI line. The data from the FLEX decoder is transmitted on the MISO line.

Timing requirements for SPI communication are specified in 12.6.1, SPI Timing.

12.2.1 Packet Communication Initiated by the Host

Refer to figure 12-4. When the host sends a packet to the FLEX decoder, it performs the following steps:

- 1. Select the FLEX decoder by driving the \overline{SS} pin low.
- 2. Wait for the FLEX decoder to drive the $\overline{\text{READY}}$ pin low.
- 3. Send the 32-bit packet.
- 4. De-select the FLEX decoder by driving the \overline{SS} pin high.
- 5. Repeat steps 1 through 4 for each additional packet.




Figure 12-4 Typical Multiple Packet Communications Initiated by the Host

When the host sends a packet, it will also receive a valid packet from the FLEX decoder. If the FLEX decoder is enabled (see 12.3.1, Checksum Packet for a definition of enabled) and has no other packets waiting to be sent, the FLEX decoder will send a status packet.

The host must transition the \overline{SS} pin from high to low to begin each 32-bit packet. The FLEX decoder must see a negative transition on the \overline{SS} pin in order for the host to initiate each packet communication.

12.2.2 Packet Communication Initiated by the FLEX decoder

Refer to figure 12-5. When the FLEX decoder has a packet for the host to read, the following occurs:

- 1. The FLEX decoder drives the $\overline{\text{READY}}$ pin low.
- 2. If the FLEX decoder is not already selected, the host selects the FLEX decoder by driving the \overline{SS} pin low.
- 3. The host receives (and sends) a 32-bit packet.
- 4. The host de-selects the FLEX decoder by driving the \overline{SS} pin high (optional).




Figure 12-5 Typical Multiple Packet Communications Initiated by the FLEX decoder

When the host is reading a packet from the FLEX decoder, it must send a valid packet to the FLEX decoder. If the host has no data to send, it is suggested that the host send a Checksum Packet with all of the data bits set to 0 in order to avoid disabling the FLEX decoder. See 12.3.1, Checksum Packet for more details on enabling and disabling the FLEX decoder.

The following figure illustrates that it is not necessary to de-select the FLEX decoder between packets when the packets are initiated by the FLEX decoder.




Figure 12-6 Multiple Packet Communications Initiated by the FLEX decoder with No De-select

12.2.3 Host-to-Decoder Packet Map

The upper 8 bits of a packet comprise the packet ID. The following table describes the packet ID's for all of the packets that can be sent to the FLEX decoder from the host.

Table 12-1	Host-to-Decoder	Packet ID Map
-------------------	-----------------	---------------

Packet ID (Hexadecimal)	Packet Type
00	Checksum
01	Configuration
02	Control
03	All Frame Mode
04	Operator Message Address Enables
05	Roaming Control Packet
<u>06</u>	Timing Control Packet
<u>07</u> - 0E	Reserved (Host should never send)
0F	Receiver Line Control
10	Receiver Control Configuration (Off Setting)
11	Receiver Control Configuration (Warm Up 1 Setting)
12	Receiver Control Configuration (Warm Up 2 Setting)
13	Receiver Control Configuration (Warm Up 3 Setting)
14	Receiver Control Configuration (Warm Up 4 Setting)
15	Receiver Control Configuration (Warm Up 5 Setting)
16	Receiver Control Configuration (3200sps Sync Setting)
17	Receiver Control Configuration (1600sps Sync Setting)
18	Receiver Control Configuration (3200sps Data Setting)
19	Receiver Control Configuration (1600sps Data Setting)
1A	Receiver Control Configuration (Shut Down 1 Setting)
1B	Receiver Control Configuration (Shut Down 2 Setting)
1C - 1F	Special (Ignored by FLEX decoder)
20	Frame Assignment (Frames 112 through 127)
21	Frame Assignment (Frames 96 through 111)
22	Frame Assignment (Frames 80 through 95)
23	Frame Assignment (Frames 64 through 79)
24	Frame Assignment (Frames 48 through 63)

Packet ID (Hexadecimal)	Packet Type
25	Frame Assignment (Frames 32 through 47)
26	Frame Assignment (Frames 16 through 31)
27	Frame Assignment (Frames 0 through 15)
28 - 77	Reserved (Host should never send)
78	User Address Enable
79 - 7F	Reserved (Host should never send)
80	User Address Assignment (User address 0)
81	User Address Assignment (User address 1)
82	User Address Assignment (User address 2)
83	User Address Assignment (User address 3)
84	User Address Assignment (User address 4)
85	User Address Assignment (User address 5)
86	User Address Assignment (User address 6)
87	User Address Assignment (User address 7)
88	User Address Assignment (User address 8)
89	User Address Assignment (User address 9)
8A	User Address Assignment (User address 10)
8B	User Address Assignment (User address 11)
8C	User Address Assignment (User address 12)
8D	User Address Assignment (User address 13)
8E	User Address Assignment (User address 14)
8F	User Address Assignment (User address 15)
90 - FF	Reserved (Host should never send)

12.2.4 Decoder-to-Host Packet Map

The following table describes the packet ID's for all of the packets that can be sent to the host from the FLEX decoder.

Packet ID (Hexadecimal)	Packet Type
00	Block Information Word
01	Address
02- 57	Vector or Message (ID is word number in frame)
58 - 5F	Reserved
<u>60</u>	Roaming Status Packet
<u>61 - 7D</u>	Reserved
<u>7E</u>	Receiver Shutdown
7F	Status
80 - FE	Reserved
FF	Part ID

Table 12-2 Decoder-to-Host Packet ID Map

12.3 Host-to-Decoder Packet Descriptions

The following sections describe the packets of information sent from the host to the FLEX decoder. In all cases the packets should be sent MSB first (bit 7 of byte 3 = bit 31 of the packet = MSB).

12.3.1 Checksum Packet

The Checksum Packet is used to insure proper communication between the host and the FLEX decoder. The FLEX decoder exclusive-or's the 24 data bits of every packet it receives (except the Checksum Packet and the special packet ID's 1C through 1F hexadecimal) with an internal checksum register. Upon reset and whenever the host writes a packet to the FLEX decoder, the FLEX decoder is disabled from sending any information to the host processor until the host processor sends a Checksum Packet with the proper checksum value (CV) to the FLEX decoder. When the FLEX decoder is disabled in this way, it prompts the host to read the Part ID Packet. Note that all other operation continues normally when the FLEX decoder is "disabled". Disabled only implies that data cannot be read, all other internal operations continue to function.

When the FLEX decoder is reset, it is disabled and the internal checksum register is initialized to the 24 bit part ID defined in the Part ID Packet. See 12.4.8, Part ID Packet for a description of the Part ID. Every time a packet other than the Checksum Packet and the special packets 1C through

1F is sent to the decoder IC, the value sent in the 24 information bits is exclusive-or'ed with the internal checksum register, the result is stored back to the checksum register, and the FLEX decoder is disabled. If a Checksum Packet is sent and the CV bits match the bits in the checksum register, the FLEX decoder is enabled. If a Checksum Packet is sent when the FLEX decoder is already enabled, the packet is ignored by the FLEX decoder. If a packet other than the Checksum Packet is sent when the FLEX decoder is enabled, the decoder IC will be disabled until a Checksum Packet is sent with the correct CV bits.

When the host reads a packet out of the FLEX decoder but has no data to send, the Checksum Packet should be sent so the FLEX decoder will not be disabled. The data in the Checksum Packet could be a null packet (32 bit stream of all zeros) since a Checksum Packet will not disable the FLEX decoder. When the host re-configures the FLEX decoder, the FLEX decoder will be disabled from sending any packets other than the Part ID Packet until the FLEX decoder is enabled with a Checksum Packet having the proper data. The ID of the Checksum Packet is 0.

Table 12-3 Checksum Packet Bit Assignments

_	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	0	0	0	0	0	0	0
Byte 2	CV ₂₃	CV ₂₂	CV ₂₁	CV ₂₀	CV ₁₉	CV ₁₈	CV ₁₇	CV ₁₆
Byte 1	CV ₁₅	CV ₁₄	CV ₁₃	CV ₁₂	CV ₁₁	CV ₁₀	CV ⁹	CV ₈
Byte 0	CV ₇	CV ₆	CV ₅	CV_4	CV ₃	CV ₂	CV ₁	CV ₀

CV: Checksum Value.




Figure 12-7 FLEX decoder Checksum Flow Chart


12.3.2 Configuration Packet

The Configuration Packet defines a number of different configuration options for the FLEX decoder. Proper operation is not guaranteed if these settings are changed when decoding is enabled (i.e. the ON bit in the Control Packet is set). The ID of the Configuration Packet is 1.

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	0	0	0	0	0	0	1
Byte 2	0	DFC	0	0	0	IDE	OFD ₁	OFD ₀
Byte 1	0	0	0	0	0	PCE	SP ₁	SP ₀
Byte 0	SME	MOT	COD	MTE	LBP	ICO	0	0

Table 12-4	Configuration P	acket Bit Assignments
-------------------	------------------------	-----------------------

DFC: Disable Fractional Clock. When this bit is set and IDE is set, the CLKOUT signal will generate a 40 kHz signal (ϕ_{DEC} divided by 4). When this bit is cleared and IDE is set, the CLKOUT signal will generate 38.4 kHz signal (ϕ_{DEC} fractionally divided by 25/6 see diagram below). This bit has no effect when IDE is cleared. (value after reset=0)



IDE: Internal Demodulator Enable. When this bit is set, the internal demodulator is enabled and the clock frequency at ϕ_{DEC} is expected to be 160 kHz. When this bit is cleared, the internal demodulator is disabled and the clock frequency at ϕ_{DEC} is expected to be 76.8 kHz. (value after reset=0)

OFD: Oscillator Frequency Difference. These bits describe the maximum difference in the frequency of the 76.8 kHz oscillator crystal with respect to the frequency of the transmitter. These limits should be the worst case difference in frequency due to all conditions including but not limited to aging, temperature, and manufacturing tolerance. Using a smaller frequency difference in this packet will result in lower power consumption due to higher receiver battery save ratios. Note that this value is not the absolute error of the oscillator frequency provided to the FLEX decoder. The absolute error of the clock used by the FLEX transmitter must be taken into account. (e.g. If the transmitter tolerance is +/- 25 ppm and the oscillator tolerance is +/-140 ppm, the oscillator frequency difference is +/- 165 ppm and OFD should be set to 0.)(value after reset = 0)

OFD ₁	OFD₀	Frequency Difference
0	0	+/- 300 ppm
0	1	+/- 150 ppm
1	0	+/- 75 ppm
1	1	+/- 0 ppm

PCE: Partial Correlation Enable. When this bit is set, partial correlation of addresses is enabled. When partial correlation is enabled, the FLEX decoder will shutdown the receiver before the end of the last FLEX block which contains addresses if it can determine that none of the addresses in that FLEX block will match any enabled address in the FLEX decoder. When this bit is cleared, the receiver will be controlled as it was in previous versions of the FLEX decoder. (value after reset=0)

SP: Signal Polarity. These bits set the polarity of EXTS1 and EXTS0 input signals. (value after reset=0) The polarity of the EXTS0 and EXTS1 bits will be determined by the receiver design.

	Signal Polarity	Signal Polarity				
SP ₁ SP ₀	EXTS1	EXTS0				
0 0	Normal	Normal				
0 1	Normal	Inverted				
1 0	Inverted	Normal				
1 1	Inverted	Inverted				
FSK Modulation @ SP = 0,0	EXTS1	EXTS0				
+ 4800 Hz	1	0				
+1600 Hz	1	1				
- 1600 Hz	0	1				

SME: Synchronous Mode Enable. When this bit is set, a Status Packet will be automatically sent whenever the SMU (synchronous mode update) bit in the Status Packet is set. The host can use the SM (synchronous mode) bit in the Status Packet as an in-range/out-of-range indication. (value after reset=0)

0

0

MOT: Maximum Off Time. <u>This bit has no effect if AST in the Timing Control Packet is non-</u><u>zero.</u> When <u>AST=0</u> and MOT=0, asynchronous A-word searches will time-out in 4 minutes. When <u>AST=0</u> and MOT=1, asynchronous A-word searches will time-out in 1 minute. (value after reset=0)

HITACHI

- 4800 Hz

COD: Clock Output Disable. When this bit is clear, a 38.4 kHz or 40 kHz (depending on the values of IDE and DFC) signal will be output on the CLKOUT pin. When this bit is set, the CLKOUT pin will be driven low. Note that setting and clearing this bit can cause pulses on the CLKOUT pin that are less than one half the clock period. Also note that when the clock output is enabled and not set for intermittent operation (see ICO in this packet), the CLKOUT pin will always output the clock signal even when the FLEX decoder is in reset (as long as the FLEX decoder oscillator is seeing clocks). Further note that when the FLEX decoder is used in internal demodulator mode (i.e. uses a 160 kHz oscillator), the CLKOUT pin will be 80 kHz from reset until the time the IDE bit is set. This is because the FLEX decoder defaults to external demodulator mode at reset. (value after reset=0)

MTE: Minute Timer Enable. When this bit is set, a Status Packet will be sent at one minute intervals with the MT (minute time-out) bit in the Status Packet set. When this bit is clear, the internal one-minute timer stops counting. The internal one-minute timer is reset when this bit is changed from 0 to 1 or when the MTC (minute timer clear) bit in the Control Packet is set. Note that the minute timer will not be accurate using a 160 kHz oscillator until the IDE bit is set. (value after reset=0)

LBP: Low Battery Polarity. This bit defines the polarity of the FLEX decoder's LOBAT pin. The LB bit in the Status Packet is initialized to the inverse value of this bit when the FLEX decoder is turned on (by setting the ON bit in the Control Packet). When the FLEX decoder is turned on, the first low battery update in the Status Packet will be sent to the host when a low battery condition is detected on the LOBAT pin. Setting this bit means that a high on the LOBAT pin indicates a low voltage condition. (value after reset=0)

ICO: Intermittent Clock Out. When this bit is clear and COD is clear, a 38.4 kHz or 40 kHz (depending on the values of IDE and DFC) signal will be output on the CLKOUT pin. When this bit is set and COD is clear, the clock will only be output on the CLKOUT pin while the receiver is not in the Off state. The clock will be output for a few cycles before the receiver transitions from the off state and for a few cycles after the receiver transitions to the off state (this is to insure that the receiver receives enough clocks to detect and process the changes to and from the Off state). The CLKOUT pin will be driven low when it is not driving a clock. Note that when the clock is automatically enabled and disabled (i.e. when ICO is set), the CLKOUT signal transitions will be clean (i.e. no pulses less than half the clock period) when it transitions between no clock and clocked output. This bit has no effect when COD is set. (value after reset=0)

12.3.3 Control Packet

The Control Packet defines a number of different control bits for the FLEX decoder. The ID of the Control Packet is 2.

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	0	0	0	0	0	1	0
Byte 2	FF ₇	FF ₆	FF₅	FF ₄	FF ₃	FF ₂	FF ₁	FF _o
Byte 1	0	SPM	PS₁	PS ₀	0	0	0	0
Byte 0	0	SBI	0	MTC	0	0	EAE	ON

Table 12-5 Control Packet Bit Assignments

FF: Force Frame 0-7. These bits enable and disable forcing the FLEX decoder to look in frames 0 through 7. When an FF bit is set, the FLEX decoder will decode the corresponding frame. Unlike the AF bits in the Frame Assignment Packets, the system collapse of a FLEX system will not affect frames assigned using the FF bits (e.g. Where as setting AF₀ to 1 when the system collapse is 5 will cause the decoder to decode frames 0, 32, 64, and 96, setting FF₀ to 1 when the system collapse is 5 will only cause the decoder to decode frame 0.). This may be useful for acquiring transmitted time information or channel attributes (e.g. Local ID). (value after reset=0)

SPM: Single Phase Mode. When this bit is set, the FLEX decoder will decode only one phase of the transmitted data. When this bit is clear, the FLEX decoder will decode all of the phases it receives. A change to this bit while the FLEX decoder is on, will not take affect until the next block 0 of the next decoded frame. (value after reset=0)

PS: Phase Select. When the SPM bit is set, these bits define what phase the FLEX decoder should decode according to the following table. This value is determined by the service provider. A change to these bits while the FLEX decoder is on, will not take affect until the next block 0 of a frame. (value after reset=0)

PS V	/alue	Phase Decoded (based on FLEX Data Rate)			
PS ₁	PS ₀	1600bps 3200bps		6400bps	
0	0	а	а	а	
0	1	а	а	b	
1	0	а	С	С	
1	1	а	С	d	

SBI: Send Block Information words 2-4. When this bit is set, any errored or time related block information words 2-4 will be sent to the host. See 12.4.1, Block Information Word Packet for a description of the words sent. (value after reset=0)

344

MTC: Minute Timer Clear. Setting this bit will cause the one minute timer to restart from 0.

EAE: End of Addresses Enable. When this bit is set, the EA bit in the Status Packet will be set immediately after the FLEX decoder decodes the last address word in the frame if any of the enabled FLEX decoder addresses was detected in the frame. When this bit is cleared, the EA bit will never be set.

ON: Turn On Decoder. Set if the FLEX decoder should be decoding FLEX signals. Clear if signal processing should be off (very low power mode). If the ON bit is changed twice and the control packets making the changes are received within 2ms of each other, the FLEX decoder may ignore the double change and stay in its original state (e.g. if it is turned off then on again within 2ms it may stay on and ignore the off pulse). Therefore it is recommended that the host insures a minimum of 2ms between changes in the ON bit. (value after reset=0)

- Note: Turning off the FLEX decoder must be done using the following sequence. This sequence is performed automatically by the FLEXstack software version 1.2 and greater.
 - 1. Turn off the FLEX decoder by sending a Control Packer with the ON bit cleared.
 - 2. Turn on the FLEX decoder by sending a Control Packer with the ON bit set.
 - 3. Turn off the FLEX decoder by sending a Control Packer with the ON bit cleared.

Timing between these steps is specified below and is measured from the positive edge of the last clock of one packet to the positive edge of the last clock of the next packet:

- The minimum time between steps 1 and 2 is 2ms or the programmed shut down time, whichever is greater. The programmed shut down time is the sum of all the of the times programmed in the used Receiver Shut Down Settings Packets.
- There is no maximum time between steps 1 and 2.
- The minimum time between steps 2 and 3 is 2ms.
- The maximum time between steps 2 and 3 is the programmed warm up time minus 2ms. The programmed warm up time is the sum of all the of the times programmed in the used Receiver Warm Up Settings Packets.

12.3.4 All Frame Mode Packet

The All Frame Mode Packet is used to decrement temporary address enable counters by one, decrement the all frame mode counter by one, and/or enable or disable forcing all frame mode. All frame mode is enabled if any temporary address enable counter is non-zero, the all frame mode counter is non-zero, or the force all frame mode bit is set. If all frame mode is enabled, the FLEX decoder will attempt to decode every frame and send a Status Packet with the EOF (end-of-frame) bit set at the end of every frame. Both the all frame mode counter and the temporary address enable counters can only be incremented internally by the FLEX decoder and can only be decremented by the host. The FLEX decoder will increment a temporary address enable counter whenever a short instruction vector is received assigning the corresponding temporary address.

See 12.5.4, Operation of a Temporary Address for details. The FLEX decoder will increment the all frame mode counter whenever an alphanumeric, HEX / binary, or secure vector is received. When the host determines that a message associated with a temporary address, or a fragmented message has ended, then the appropriate temporary address counter or all frame mode counter should be decremented by writing an All Frame Mode Packet to the FLEX decoder in order to exit the all frame mode, thereby improving battery life. See 12.5.3, Building a Fragmented Message for details. Neither the temporary address enable counters nor the all frame mode counter can be incremented past the value 127 (i.e. it will not roll-over) or decremented past the value 0. The temporary address enable counters and the all frame mode counter are initialized to 0 at reset and when the decoder is turned off. The ID of the All Frame Mode Packet is 3.

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	0	0	0	0	0	1	1
Byte 2	DAF	FAF	0	0	0	0	0	0
Byte 1	DTA ₁₅	DTA 14	DTA 13	DTA ₁₂	DTA ₁₁	DTA ₁₀	DTA ₉	DTA ₈
Byte 0	DTA ₇	DTA ₆	DTA 5	DTA ₄	DTA ₃	DTA ₂	DTA ₁	DTA ₀

Table 12-6	All Frame Mode Packet Bit Assignments
-------------------	---------------------------------------

DAF: Decrement All Frame counter. Setting this bit decrements the all frame mode counter by one. If a packet is sent with this bit clear, the all frame mode counter is not affected. (value after reset =0)

FAF: Force All Frame mode. Setting this bit forces the FLEX decoder to enter all frame mode. If this bit is clear, the FLEX decoder may or may not be in all frame mode depending on the status of the all frame mode counter and the temporary address enable counters. This may be useful in acquiring transmitted time information. (value after reset=0)

DTA: Decrement Temporary Address enable counter. When a bit in this word is set, the corresponding temporary address enable counter is decremented by one. When a bit is cleared, the corresponding temporary address enable counter is not affected. When a temporary address enable counter reaches zero, the temporary address is disabled.(value after reset=0)

12.3.5 Operator Messaging Address Enable Packet

The contents of this section apply to the FLEXTM Roaming Decoder. They are not applicable to the FLEXTM Non-Roaming Decoder.

The operator messaging address enable packet is used to enable and disable the built-in FLEX operator messaging addresses. Enabling and disabling operator messaging addresses does not affect what frames the decoder IC decodes. To decode the proper frames, the host must modify the FF bits in the Control Packet or the AF bits in the Frame Assignment Packets. The ID of the operator messaging address enable packet is 4.

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	0	0	0	0	1	0	0
Byte 2	0	0	0	0	0	0	0	0
Byte 1	OAE ₁₅	OAE 14	OAE 13	OAE 12	OAE 11	OAE 10	OAE ₉	OAE ₈
Byte 0	OAE ₇	OAE ₆	OAE 5	OAE ₄	OAE ₃	OAE 2	OAE 1	OAE ₀

 Table 12-7
 System Address Enable Packet Bit Assignments

OAE: Operator messaging Address Enable. When a bit is set, the corresponding operator messaging address is enabled. When it is cleared, the corresponding operator messaging address is disabled. OAE_0 through OAE_{15} corresponds to the hexadecimal operator messaging address values of 1F7810 through 1F781F respectively. (value after reset=0)

12.3.6 Roaming Control Packet

The contents of this section apply to the FLEXTM Roaming Decoder. They are not applicable to the FLEXTM Non-Roaming Decoder.

The roaming control packet controls the features of the FLEX decoder that allow implementation of a roaming device. The ID of the roaming control packet is 5.

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	0	0	0	0	1	0	1
Byte 2	IRS	NBC	MCM	IS1	SDF	RSP	SND	CND
Byte 1	RND	ABI	SAS	DAS	0	0	0	0
Byte 0	0	0	MFC ₁	MFC ₀	0	0	MCO ₁	MCO ₀

 Table 12-8
 Roaming Control Packet Bit Assignments

IRS: Ignore Re-synchronization Signal. When this bit is set, the FLEX decoder will not go asynchronous when detecting an Ar or Ar signal during searches for A-words. It will merely report that the re-synchronization signal was received by setting RSR to 1 in the Roaming Status packet. This allows the host to decide what to do when the paging device is synchronous to more than one channel and only one channel is sending the re-synchronization signal. It also prevents the FLEX decoder from losing synchronization when it detects the re-synchronization signal while the paging device is checking an unknown channel. This bit is set and cleared by the host. (value after reset=0)

NBC: Network Bit Check. Setting this bit will enable reporting of the received network bit value (NBU and n) in the Roaming Status Packet. Setting this bit also makes the FLEX decoder abandon a frame after the Frame Info word without synchronizing to the frame if the frame information word is uncorrectable or if the n bit in the frame information word is not set. If the FLEX decoder was in synchronous mode when this occurred (probably due to synchronizing to a second channel), it will maintain synchronization to the original channel. If the FLEX decoder was in asynchronous mode when this occurred, it will stay in asynchronous mode and end the A-word search. This is done to avoid synchronizing to a non-roaming channel when searching for roaming channels. This bit is set and cleared by the host. (value after reset=0)

MCM: Manual Collapse Mode. When this bit is set, the FLEX decoder behaves as if the system collapse was 7. The FLEX decoder will not apply the received system collapse to the AF bits. When this bit is set, the received system collapse is reported to the host via SCU and RSC in the Roaming Status Packet. This is so the host can modify the AF bits based on the system collapse of the channel. This bit is set and cleared by the host. (value after reset=0)

IS1:Invert EXTS1. Setting this bit inverts the expected polarity of the EXTS1 pin from the way it is configured by SP 1 in the Configuration Packet (e.g. if both IS1 and SP 1 are set, the polarity of the EXTS1 pin is untouched). This bit is intended to be changed when a change in a channel changes the polarity of the received signal. This bit is set and cleared by the host. This bit has the equivalent effect when using the internal demodulator. (value after reset=0)

SDF: Stop Decoding Frame. Setting this bit causes the FLEX decoder to stop decoding a frame without losing frame synchronization. This bit is set by the host, and cleared by the FLEX decoder once it has been processed. The packet with the SDF bit set must be sent after receiving the status packet with EA bit set. It must be sent within 40ms of the end of block in which the FLEX decoder set the EA bit. (value after reset=0)

RSP: Receiver Shutdown Packet enable. When this bit is set, a Receiver Shutdown Packet will be sent whenever the receiver is shut down. The receiver shutdown packet informs the host that the receiver shutdown, and how long it will be before the FLEX decoder will automatically warm the receiver back up. (value after reset=0)

SND: Start Noise Detect. Setting this bit while the FLEX decoder is battery saving will cause it to warm-up the receiver, run a noise detect, and report the result of the noise detect via NDR in the

Roaming Status Packet. This bit is set by the host, and cleared by the FLEX decoder once it has been processed. If the time comes for the FLEX decoder to warm up automatically or the SAS bit is set while an SND is being processed, the noise detect will be abandoned and the abandoned noise detect result (NDR = 01) will be sent in the Roaming Status Packet. (value after reset=0)

CND: Continuous Noise Detect. Setting this bit will cause the FLEX decoder to do continuous noise detects during the decoded block data of a frame. The results of the noise detect will only be reported if noise is detected (NDR = 11). Only one noise detected result (NDR=11) will be sent per block. If the FLEX decoder has not completed a noise detect when it shuts down for the frame, that noise detect will be abandoned, but no abandon result (NDR=01) will be sent. This bit is set and cleared by the host. (value after reset=0)

RND: Report Noise Detects. Setting this bit will cause the FLEX decoder to report the results of the noise detects it does under normal asynchronous operation (when first turned on and when asynchronous). The results of the noise detect will be reported via NDR in the Roaming Status Packet. This bit is set and cleared by the host. (value after reset=0)

ABI: All Block Information words. When this bit is set, the FLEX decoder will send all received Block Information words 2-4 to the host. Note: Setting the SBI bit in the Control Packet only enables errored and real time clock related block info words. (value after reset=0)

SAS: Start A-word Search. Setting this bit while in asynchronous battery save mode will cause the FLEX decoder to warm-up the receiver and run an A-word search. If, during the A-word search, the FLEX decoder finds sufficient FLEX signal, it will enter synchronous mode and start decoding the frame. If the A-word search times-out without finding sufficient FLEX signal, it will battery save and continue doing periodic noise detects. The time-out for the A-word searches is controlled by the AST bits in the Timing Control Packet and the MOT bit in the Configuration Packet. The A-word search takes priority over noise detects. Therefore, if the FLEX decoder is performing an A-word search and the time comes to do automatic noise detect, the noise detect will not be performed. This bit is set by the host, and cleared by the FLEX decoder once it has been acted on. (value after reset=0)

DAS: Disable A-word Search. When this bit is set, an A-word search will not automatically occur after a noise detect in asynchronous mode finds FLEX signal. This includes automatic noise detects and noise detects initiated by the host by setting SND. The FLEX decoder will shut down the receiver after the noise detect completes regardless of the result. When this bit is cleared, A-word searches will occur after a noise detect finds signal in asynchronous mode. (value after reset=0)

MFC: Missed Frame Control. These bits control the frames for which missing frame data (MS1, MFI, MS2, MBI, and MAW) is reported in the Roaming Status Packet. (value after reset=0)

\mathbf{MFC}_1	MFC ₀	Missing Frame Data Reported
0	0	Never
0	1	Only during frames 0 through 3
1	0	Only during frames 0 through 7
1	1	Always

MCO: Maximum Carry On. The value of these bits sets the maximum carry on that the FLEX decoder will follow. For example, if the FLEX decoder receives a carry on of 3 over the air and MCO is set to 1, the FLEX decoder will only carry on for one frame. (value after reset=3)

12.3.7 Timing Control Packet

The contents of this section apply to the FLEXTM Roaming Decoder. They are not applicable to the FLEXTM Non-Roaming Decoder.

The timing control packet gives the host control of the timing used when the FLEX decoder is in asynchronous mode. The packet ID for the timing control packet is 6.

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	0	0	0	1	1	1	1
Byte 2	0	0	0	0	0	0	0	0
Byte 1	AST 7	AST 6	AST ₅	AST 4	AST 3	AST 2	AST 1	AST 0
Byte 0	ABT 7	ABT 6	ABT_{5}	ABT 4	ABT 3	ABT 2	ABT 1	ABT ₀

Table 12-9 Timing Control Packet Bit Assignments

AST: A-word Search Time. The value of these bits sets the A-word search time for all asynchronous A-word searches in units of 80ms (e.g. value of 1 is 80ms, value of 2 is 160ms, etc.) If the value is 0, the FLEX decoder defaults to the 1-minute (MOT=1) or 4-minute (MOT=0) A-word search time controlled by the MOT bit in the configuration packet. (Value after reset=0)

ABT: Asynchronous Battery-save Time. The value of these bits sets the battery save time (time from the beginning of one automatic noise detect to the beginning of the next automatic noise detect) in asynchronous mode in units of 80ms (e.g. value of 1 is 80ms, value of 2 is 160ms, etc.) If the value is 0, the battery save time is set to the default value of 1.5 seconds. The minimum allowed ABT is 320ms, therefore values of 1, 2, 3, and 4 are invalid. (Value after reset=0)

12.3.8 Receiver Line Control Packet

This packet gives the host control over the settings on the receiver control lines (S0-S7) in all modes except reset. In reset, the receiver control lines are in high impedance settings. The ID for the Receiver Line Control Packet is 15 (decimal).

_	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	0	0	0	1	1	1	1
Byte 2	0	0	0	0	0	0	0	0
Byte 1	FRS ₇	FRS ₆	FRS₅	FRS ₄	FRS ₃	FRS ₂	FRS ₁	FRS ₀
Byte 0	CLS 7	CLS 6	CLS ₅	CLS 4	CLS 3	CLS 2	CLS 1	CLS ₀

 Table 12-10
 Receiver Line Control Packet Bit Assignments

FRS: Force Receiver Setting. Setting a bit to one will cause the corresponding CLS bit in this packet to override the internal receiver control settings on the corresponding receiver control line (S0-S7). Clearing a bit gives control of the corresponding receiver control lines (S0-S7) back to the FLEX decoder.(value after reset=0)

CLS: Control Line Setting. If the corresponding FRS bit was set in this packet, these bits define what setting should be applied to the corresponding receiver control lines.(value after reset=0)

12.3.9 Receiver Control Configuration Packets

These packets allow the host to configure what setting is applied to the receiver control lines S0-S7, how long to apply the setting, and when to read the value of the LOBAT input pin. For a more detailed description of how the FLEX decoder uses these settings see 12.5.1, Receiver Control. The FLEX decoder defines 12 different receiver control settings. Proper operation is not guaranteed if these settings are changed when decoding is enabled (i.e. the ON bit in the Control Packet is set). The IDs for these packets range from 16 to 27 (decimal).

1. Receiver Off Setting Packet

 Table 12-11
 Receiver Off Setting Packet Bit Assignments

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	0	0	1	0	0	0	0
Byte 2	0	0	0	0	LBC	0	0	0
Byte 1	CLS 7	CLS 6	CLS ₅	CLS 4	CLS 3	CLS 2	CLS 1	CLS ₀
Byte 0	ST 7	ST 6	ST ₅	ST 4	ST 3	ST 2	ST 1	ST o

LBC: Low Battery Check. If this bit is set, the FLEX decoder will check the status of the LOBAT port just before leaving this receiver state. (value after reset=0)

CLS: Control Line Setting. This is the value to be output on the receiver control lines (S0-S7) for this receiver state. (value after reset=0)

ST: Step Time. This is the time the FLEX decoder is to keep the receiver off before applying the first warm up state's receiver control value to the receiver control lines. The setting is in steps of 625µs. Valid values are 625µs (ST=01) to 159.375ms (ST=FF in hexadecimal). (value after reset=625µs)

2. Receiver Warm Up Setting Packets

Table 12-12	Receiver	Warm	Up Setting	Packet Bit	Assignments
-------------	----------	------	------------	------------	-------------

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	0	0	1	0	S ₂	S ₁	S ₀
Byte 2	SE	0	0	0	LBC	0	0	0
Byte 1	CLS 7	CLS ₆	CLS ₅	CLS 4	CLS 3	CLS 2	CLS 1	CLS ₀
Byte 0	0	ST 6	ST ₅	ST 4	ST 3	ST 2	ST 1	ST ₀

s: Setting Number. Receiver control setting for which this packet's values are to be applied. The following truth table shows the names of each of the values for s that apply to this packet.

S ₂	\mathbf{S}_1	\mathbf{S}_0	Setting Name
0	0	1	Warm Up 1
0	1	0	Warm Up 2
0	1	1	Warm Up 3
1	0	0	Warm Up 4
1	0	1	Warm Up 5

SE: Step Enable. The receiver setting is enabled when the bit is set. If a step in the warm up sequence is disabled, the disabled step and all remaining steps will be skipped. (value after reset=0)

LBC: Low Battery Check. If this bit is set, the FLEX decoder will check the status of the LOBAT port just before leaving this receiver state. (value after reset=0)

CLS: Control Line Setting. This is the value to be output on the receiver control lines (S0-S7) for this receiver state. (value after reset=0)

ST: Step Time. This is the time the FLEX decoder is to wait before applying the next state's receiver control value to the receiver control lines. The setting is in steps of 625μ s. Valid values are 625μ s (ST=01) to 79.375ms (ST=7F in hexadecimal). (value after reset= 625μ s)

3. 3200sps Sync Setting Packets

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	0	0	1	0	1	1	0
Byte 2	0	0	0	0	LBC	0	0	0
Byte 1	CLS 7	CLS 6	CLS ₅	CLS ₄	CLS 3	CLS 2	CLS 1	CLS ₀
Byte 0	0	ST 6	ST ₅	ST 4	ST ₃	ST 2	ST 1	ST o

Table 12-13 3200sps Sync Setting Packet Bit Assignments

LBC: Low Battery Check. If this bit is set, the FLEX decoder will check the status of the LOBAT port just before leaving this receiver state. (value after reset=0)

CLS: Control Line Setting. This is the value to be output on the receiver control lines (S0-S7) for this receiver state. (value after reset=0)

ST: Step Time. This is the time the FLEX decoder is to wait before expecting good signals on the EXTS1 and EXTS0 signals after warming up. The setting is in steps of 625µs. Valid values are 625µs (ST=01) to 79.375ms (ST=7F in hexadecimal). (value after reset=625µs)

4. Receiver On Setting Packets

Table 12-14 Receiver On Setting Packet Bit Assignments

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	0	0	1	S ₃	S ₂	S ₁	S ₀
Byte 2	0	0	0	0	LBC	0	0	0
Byte 1	CLS 7	CLS ₆	CLS ₅	CLS 4	CLS 3	CLS 2	CLS 1	
Byte 0	0	0	0	0	0	0	0	0

s: Setting Number. Receiver control setting for which this packet's values are to be applied. The following truth table shows the names of each of the values for s that apply to this packet.

S ₃ S ₂ S ₁ S ₀	Setting Name	
0 1 1 1	1600sps Sync	
1 0 0 0	3200sps Data	
1 0 0 1	1600sps Data	

LBC: Low Battery Check. If this bit is set, the FLEX decoder will check the status of the LOBAT port just before leaving this receiver state. (value after reset=0)

CLS: Control Line Setting. This is the value to be output on the receiver control lines (S0-S7) for this receiver state. (value after reset=0)

Bit 0

CLS₀

ST₀

s

0

5. Receiver Shut Down Setting Packets

0

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 0 1 1 1 Byte 3 0 0 0 Bvte 2 SE 0 0 0 LBC 0 0 CLS 3 CLS₇ Byte 1 CLS₆ CLS₅ CLS 4 CLS, CLS 1

ST₄

Table 12-15 Receiver Shut Down Setting Packet Bit Assignments

ST 5

s: Setting Number. Receiver control setting for which this packet's values are to be applied. The following truth table shows the names of each of the values for s that apply to this packet.

ST₃

ST₂

ST ₁

S	Setting Name
0	Shut Down 1
1	Shut Down 2

SE: Step Enable. The receiver setting is enabled when the bit is set. If a step in the shut down sequence is disabled, all steps following the disabled step will be ignored. (value after reset=0)

LBC: Low Battery Check. If this bit is set, the FLEX decoder will check the status of the LOBAT port just before leaving this receiver state. (value after reset=0)

CLS: Control Line Setting. This is the value to be output on the receiver control lines (S0-S7) for this receiver state. (value after reset=0)

HITACHI

Byte 0

0

ST: Step Time. This is the time the FLEX decoder is to wait before applying the next state's receiver control value to the receiver control lines. The setting is in steps of 625μ s. Valid values are 625μ s (ST=01) to 39.375ms (ST=3F in hexadecimal). (value after reset= 625μ s)

12.3.10 Frame Assignment Packets

The FLEX protocol defines that each address of a FLEX pager is assigned a home frame and a battery cycle. The FLEX decoder must be configured so that a frame that is assigned by one or more of the addresses' home frames and battery cycles has its corresponding configuration bit set. For example, if the FLEX decoder has one enabled address and it is assigned to frame 3 with a battery cycle of 4, the AF bits for frames 3, 19, 35, 51, 67, 83, 99, and 115 should be set and the AF bits for all other frames should be cleared.

When the FLEX decoder is configured for manual collapse mode by setting the MCM bit in the Roaming Control Packet, the FLEX decoder will not apply the received system collapse to the AF bits. The host should set the AF bits for all frames that should be decoded on all channels. For example, if frames 0 and 64 should be decoded on one channel and frames 4, 36, 68, and 100 should be decoded on another channel, all six of the corresponding AF bits should be set. The host can then change the receiver's carrier frequency after the FLEX decoder decodes frames 0, 36, 64, and 100.

There are 8 Frame Assignment Packets. The Packet IDs for these packets range from 32 to 39 (decimal).

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	0	1	0	0	f ₂	f ₁	f _o
Byte 2	0	0	0	0	0	0	0	0
Byte 1	AF 15	AF ₁₄	AF ₁₃	AF ₁₂	AF 11	AF 10	AF ₉	AF ₈
Byte 0	AF ₇	AF ₆	AF 5	AF 4	AF 3	AF 2	AF 1	AF ₀

Table 12-16 Frame Assignment Packet Bit Assignments

f: Frame range. This value determines which 16 frames correspond to the 16 AF bits in the packet according to the following table. At least one of these bits must be set when the FLEX decoder is turned on by setting the ON bit in the control packet. (value after reset=0)

\mathbf{f}_2	\mathbf{f}_1	f _o	AF ₁₅	AF ₀
0	0	0	Frame 127	Frame 112
0	0	1	Frame 111	Frame 96
0	1	0	Frame 95	Frame 80
0	1	1	Frame 79	Frame 64
1	0	0	Frame 63	Frame 48
1	0	1	Frame 47	Frame 32
1	1	0	Frame 31	Frame 16
1	1	1	Frame 15	Frame 0

AF: Assigned Frame. If a bit is set, the FLEX decoder will consider the corresponding frame to be assigned via an address's home frame and pager collapse. (value after reset=0)

12.3.11 User Address Enable Packet

The User Address Enable Packet is used to enable and disable the 16 user address words. Although the host is allowed to change the user address words while the FLEX decoder is decoding FLEX signals, the host must disable a user address word before changing it. The ID of the User Address Enable Packet is 120 (decimal).

 Table 12-17
 User Address Enable Packet Bit Assignments

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	1	1	1	1	0	0	0
Byte 2	0	0	0	0	0	0	0	0
Byte 1	UAE ₁₅	UAE 14	UAE 13	UAE 12	UAE 11	UAE 10	UAE 9	UAE 8
Byte 0	UAE 7	UAE 6	UAE ₅	UAE 4	UAE 3	UAE 2	UAE 1	UAE ₀

UAE: User Address Enable. When a bit is set, the corresponding user address word is enabled. When it is cleared, the corresponding user address word is disabled. UAE_0 corresponds to the user address word configured using a packet ID of 128, and UAE15 corresponds to the user address word configured using a packet ID of 143. (value after reset=0)

12.3.12 User Address Assignment Packets

The FLEX decoder has 16 user address words. Each word can be programmed to be a short address, part of a long address, or <u>the first part of a network ID</u>. The addresses are configured using the Address Assignment Packets. Each user address can be configured as long or short and tone-only or regular <u>(network ID's are short and regular)</u>. Although the host is allowed to send these packets while the FLEX decoder is on, the host must disable the user address word by clearing the corresponding UAE bit in the User Address Enable Packet before changing any of the bits in the corresponding USer Address Assignment Packet. This method allows for easy reprogramming of user addresses without disrupting normal operation. The IDs for these packets range from 128 to 143 (decimal).

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	1	0	0	0	a₃	a₂	a,	a ₀
Byte 2	0	LA	TOA	A ₂₀	A ₁₉	A ₁₈	A ₁₇	A ₁₆
Byte 1	A ₁₅	A 14	A ₁₃	A ₁₂	A ₁₁	A 10	A ₉	A ₈
Byte 0	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀

Table 12-18	User Address A	Assignment Pac	ket Bit Assignments
-------------	----------------	----------------	---------------------

a: User Address Word Number. This specifies which address word is being configured. A zero in this field corresponds to address index zero (AI = 0) in the Address Packet received from the FLEX decoder when an address is detected. See 12.4.2, Address Packet for a description of the address index field.

LA: Long address. When this bit is set, the address is considered a long address. Both words of a long address must have this bit set. The first word of a long address must have an even address index and the second word must be in the address index immediately following the first word.

TOA: Tone-Only Address. When this bit is set, the FLEX decoder will consider this address a tone-only address and will not decode a vector word when the address is received. If the TOA bit of a long address word is set, the TOA bit of the other word of the long address must also be set.

A: Address word. This is the 21 bit value of the address word. Valid FLEX messaging addresses or <u>Network ID's</u> may be used.

12.4 Decoder-to-Host Packet Descriptions

The following sections describe the packets of information that will be sent from the FLEX decoder to the host. In all cases the packets are sent MSB first (bit 7 of byte 3 = bit 31 of the packet = MSB). The FLEX decoder decides what data should be sent to the host. If the FLEX decoder is disabled through the checksum feature (see 12.3.1, Checksum Packet for a description of the checksum feature) the Part ID Packet will be sent. Data Packets relating to data received over the air are buffered in the 32 packet transmit buffer. The Data packets include Block Information Word Packets, Address Packets, Vector Packets, and Message Packets.

If the FLEX decoder is enabled and <u>a receiver shutdown packet is pending</u>, the receiver shutdown packet will be sent. If there is no receiver shutdown packet pending, but there is a roaming status packet pending, the roaming status packet will be sent. If neither the receiver shutdown packet nor the roaming status packet is pending and there is data in the transmit buffer, a packet from the transmit buffer will be sent. Otherwise, the FLEX decoder will send the Status Packet (which is not buffered). In the event of a buffer overflow, the FLEX decoder will automatically stop decoding and clear the buffer.

It is recommended that the Host be designed to empty the FIFO buffer every block with enough time left over to read a status packet. This would ensure that any applicable Status Packet would be received within 1 block of the new status being available.




Figure 12-8 FLEX decoder SPI Transmit Functional Block Diagram

12.4.1 Block Information Word Packet

The Block Information Field is the first field following the synchronization codes of the FLEX protocol. This field contains information about the frame such as number of addresses and messages, information about current time, the channel ID, channel attributes, etc. The first block information word of each phase is used internally to the FLEX decoder and is never transmitted to the host with the exception of the system collapse which is sent to the host when the FLEX decoder is in manual collapse mode.

Time block information words 2-4 can be optionally sent to the host by setting the SBI bit in the control packet (see 12.3.3, Control Packet). <u>All block information words 2-4 can be optionally</u> <u>sent to the host by setting the ABI bit in the roaming control packet</u>. When the SBI or <u>ABI</u> bit is set and any block information word 2-4 is received with an uncorrectable number of biterrors, the FLEX decoder will send the block information word. The FLEX decoder does not support decoding of the vector and message words associated with the Data/System Message block info word (f=101). The ID of a Block Information Word Packet is 0 (decimal).

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	0	1	0	0	0	0	0
Byte 2	е	p ₁	p ₀	x	x	f ₂	f ₁	f _o
Byte 1	х	х	S ₁₃	S ₁₂	S ₁₁	S ₁₀	S ₉	S ₈
Byte 0	\$ ₇	S ₆	S 5	S 4	S ₃	S ₂	S ₁	S ₀

Table 12-19	Block Information	Word Packet	Bit Assignments
1 able 12-17	DIOCK IIIIOI IIIation	WOLU I acket	Dit Assignments

e: Set if more than 2 bit errors are detected in the word or if the check character calculation fails after error correction has been performed.

p: Phase on which the block information word was found (0=a, 1=b, 2=c, 3=d)

x: Unused bits. The value of these bits is not guaranteed.

f: Word Format Type. The value of these bits modify the meaning of the s bits in this packet as described in the BIW word descriptions in the s bit definition below.

s: These are the information bits of the block information word. The definition of these bits depend on the f bits in this packet. The following table describes the block information words.

\mathbf{f}_2	\mathbf{f}_1	\mathbf{f}_{0}	S ₁₃	S ₁₂	S ₁₁	S ₁₀	S ₉	S ₈	S 7	\mathbf{S}_6	S ₅	S_4	\mathbf{S}_3	S ₂	S ₁	S ₀	Description
0	0	0* ¹	i ₈	i ₇	i ₆	i ₅	i ₄	i ₃	i ₂	i,	i _o	C ₄	C ₃	C ₂	C ₁	C ₀	Local ID, Coverage Zone
0	0	1* ²	m ₃	m ₂	m ₁	m _o	d ₄	d ₃	d ₂	d ₁	d ₀	Y_4	Y_3	Y ₂	\mathbf{Y}_{1}	Y ₀	Month, Day, Year
0	1	0* ²	S ₂	S ₁	S ₀	M_5	M_4	M ₃	M ₂	M ₁	M _o	H_4	H ₃	H_2	H ₁	H _o	Second, Minute, Hour
0	1	1 * ¹	1* ¹ Reserved by FLEX protocol for future use														
1	0	0* ¹	Res	serve	ed by	/ FLI	EX p	roto	col fo	or fu	ture	use					
1	0	1 * ²	Z ₉	Z ₈	Z ₇	Z ₆	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀	A ₃	A2	A ₁	A ₀	System Message
1	1	1 0*1 Reserved by FLEX protocol for future use															
1	1	1 * ¹	C ₉	C ₈	C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀	T ₃	T ₂	T ₁	T ₀	Country Code, Traffic Management Flags
Notes: <u>1. Will be decoded only if the ABI bit is set.</u>																	

2. Will be decoded only if the SBI or <u>ABI</u> bit is set.

12.4.2 Address Packet

The Address Field follows the Block Information Field in the FLEX protocol. It contains all of the addresses in the frame.

If less than three bit errors are detected in a received address word and it matches an enabled address assigned to the FLEX decoder, an Address Packet will be sent to the host processor. The Address Packet contains assorted data about the address and its associated vector and message. The ID of an Address Packet is 1 (decimal).

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	0	0	0	0	0	0	1
Byte 2	PA	p ₁	p ₀	LA	х	х	х	х
Byte 1	AI 7	AI 6	AI 5	AI 4	AI 3	AI 2	AI 1	AI _o
Byte 0	TOA	WN ₆	WN 5	WN ₄	WN ₃	WN ₂	WN 1	WN _o

Table 12-20 Address Packet Bit Assignments

PA: Priority Address. Set if the address was received as a priority address.

p: Phase on which the address was detected (0=a, 1=b, 2=c, 3=d)

LA: Long Address type. Set if the address was programmed in the FLEX decoder as a long address.

AI: Address Index (valid values are 0 through 15 and 128 through 159). The index identifies which of the addresses was detected. Values 0 through 15 correspond to the 16 programmable 360

address words. Values 128 through 143 correspond to the 16 temporary addresses. Values 144 through 159 correspond to the 16 operator messaging addresses. For long addresses, the address detect packet will only be sent once and the index will refer to the second word of the address.

TOA: Tone Only Address. Set if the address was programmed in the FLEX decoder as a toneonly address. This bit will never be set for temporary or <u>operator messaging</u> addresses. No vector word will be sent for tone-only addresses.

WN: Word number of vector (2 - 87). Describes the location in the frame of the vector word for the detected address. This value is invalid for this packet if the TOA bit is set.

x: Unused bits. The value of these bits is not guaranteed.

12.4.3 Vector Packet

The Vector Field follows the Address Field in the FLEX protocol. Each Vector Packet must be matched to its corresponding Address Packet. The ID of the vector packet is the word number where the vector word was received in the frame. This value corresponds to the WN bits sent in the associated address packet. The phase information in both the Address Packet and the Vector Packet must also match. It is important to note for long addresses, the first message word will be transmitted in the word location immediately following the associated vector. See12.5.2, Message Building for a message building example. In this case, the word number (identified by b_6 to b_0) in the Vector Packet will indicate the message start of the second message word if the message is longer than 1 word.

There are several types of vectors - 3 types of Numeric Vectors, a Short Message / Tone Only Vector, a Hex / Binary Vector, an Alphanumeric Vector, a Secure Message Vector, and a Short Instruction Vector. Each is described in the following pages. Two of the modes of the Short Instruction Vector is used for assigning temporary addresses that may be associated with a group call.

The Numeric, Hex / Binary, Alphanumeric, and Secure Message Vector Packets have associated Message Word Packets in the message field. The host must use the n and b bits of the vector word to calculate what message word locations are associated with the vector. The message word locations and the phase must match.

Four of the vectors (Hex / Binary, Alphanumeric, Secure Message, and the temporary address assignment modes of the Short Instruction) enable the FLEX decoder to begin the all frame mode. This mode is required to allow for the decoding of temporary addresses and / or fragmented messages. The host disables the All Frame Mode after the proper time by writing to the decoder via the All Frame Mode Packet. See 12.5.3, Building a Fragmented Message and 12.5.4, Operation of a Temporary Address for more information. For any Address Packet sent to the host (except tone-only addresses), a corresponding Vector Packet will always be sent. If more than two

bit errors are detected (via BCH calculations, parity calculations, check character calculations, or value validation) in the vector word the e bit will be set and the message words will not be sent.

1. Numeric Vector Packet

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	WN ₆	WN_5	WN_4	WN ₃	WN ₂	WN ₁	WN _o
Byte 2	е	p ₁	p ₀	x	x	V ₂	V ₁	V _o
Byte 1	х	х	K ₃	K ₂	K ₁	K _o	n ₂	n ₁
Byte 0	n _o	b ₆	b ₅	b ₄	b ₃	b ₂	b ₁	b ₀

Table 12-21 Numeric Vector Packet Bit Assignments

V: Vector type identifier.

V ₂	V ₁	V _o	Name	Description
0	1	1	Standard NumericVector	No special formatting of characters is specified
1	0	0	Special Format Numeric Vector	Formatting of the received characters is predetermined by special rules in the host.
1	1	1	Numbered Numeric Vector	The received information has been numbered by the service provider to indicate all messages have been properly received

WN: Word number of vector (2 - 87 decimal). Describes the location of the vector word in the frame.

e: Set if more than 2 bit errors are detected in the word, if the check character calculation fails after error correction has been performed, or if the vector value is determined to be invalid.

p: Phase on which the vector was found (0=a, 1=b, 2=c, 3=d)

K: Beginning check bits of the message.

n: Number of message words in the message including the second vector word for long addresses (000 = 1 word message, 001 = 2 word message, etc.). For long addresses, the first message word is located in the word location that immediately follows the associated vector.

b: Word number of message start in the message field (3-87 decimal). For long addresses, the word number indicates the location of the second message word.

x: Unused bits. The value of these bits is not guaranteed.

2. Short Message / Tone Only Vector

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	WN ₆	WN_5	WN_4	WN ₃	WN_2	WN_1	WN ₀
Byte 2	е	p ₁	p ₀	х	х	V 2	V ₁	V ₀
Byte 1	х	х	d ₁₁	d ₁₀	d ₉	d ₈	d ₇	d ₆
Byte 0	d₅	d 4	d ₃	d 2	d 1	d _o	t ₁	t _o

Table 12-22 Short Message / Tone Only Vector Packet Bit Assignments

V: 010 for a Short Message / Tone Only Vector

WN: Word number of vector (2 - 87 decimal). Describes the location of the vector word in the frame.

e: Set if more than 2 bit errors are detected in the word or, if after error correction, the check character calculation fails.

p: Phase on which the vector was found (0=a, 1=b, 2=c, 3=d)

d: Data bits whose definition depend on the value of t in this packet according to the following table. Note that if this vector is received on a long address and the e bit in this packet is not set, the decoder will send a Message Packet from the word location immediately following the Vector Packet. Except for the short message on a non-network address (t=0), all message bits in the Message Packet are unused and should be ignored.

t,	t _o	d _{1 1}	$\mathbf{d}_{_{10}}$	\mathbf{d}_{9}	\mathbf{d}_{8}	\mathbf{d}_7	\mathbf{d}_{6}	\mathbf{d}_{5}	\mathbf{d}_4	\mathbf{d}_{3}	\mathbf{d}_{2}	\mathbf{d}_1	\mathbf{d}_{0}	Description
0	0	C ₃	C ₂	C ₁	C ₀	b ₃	b ₂	b ₁	b ₀	a ₃	a ₂	a,	a ₀	Short Numeric: 3 numeric chars* ¹ when on a messaging address
0	0	T_3	T_2	T_1	T ₀	M_2	M_1	M ₀	A_4	A_3	A ₂	A_1	A ₀	Part of NID when on a Network Address
0	1	S ₈	S ₇	S ₆	S ₅	S ₄	S ₃	S ₂	S ₁	S ₀	S ₂	S ₁	S ₀	Tone Only: 8 sources (S) and 9 unused bits (s)
1	0	S ₁	S ₀	R ₀	N ₅	N ₄	N ₃	N ₂	N ₁	N ₀	S ₂	S ₁	S ₀	Tone Only: 8 sources (S), message number (N), message retrieval flag (R), and 2 unused bits (s)
1	1													spare message type

Note: For long addresses, an extra 5 characters are sent in the Message Packet immediately following the Vector Packet.

t: Message type. These bits define the meaning of the d bits in this packet.

x: Unused bits. The value of these bits is not guaranteed.

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	WN ₆	WN_5	WN_4	WN ₃	WN ₂	WN ₁	WN _o
Byte 2	е	p ₁	P ₀	x	х	V ₂	V ₁	V _o
Byte 1	x	х	n ₆	n₅	n₄	n ₃	n ₂	n ₁
Byte 0	n _o	b ₆	b ₅	b ₄	b ₃	b ₂	b ₁	b ₀

Table 12-23 HEX / Binary, Alphanumeric, and Secure Message Vector Packet Bit Assignments

V: Vector type identifier.

V ₂ V	₁ V ₀	Туре
0 0	0	Secure
1 0	1	Alphanumeric
1 1	0	Hex / Binary

WN: Word number of vector (2 - 87 decimal). Describes the location of the vector word in the frame.

e: Set if more than 2 bit errors are detected in the word, if the check character calculation fails after error correction has been performed, or if the vector value is determined to be invalid.

p: Phase on which the vector was found (0=a, 1=b, 2=c, 3=d)

n: Number of message words in this frame including the first Message word that immediately follows a long address vector. Valid values are 1 through 85 decimal.

b: Word number of message start in the message field. Valid values are 3 through 87 decimal.

x: Unused bits. The value of these bits is not guaranteed.

Note: For long addresses, the first Message Packet is sent from the word location immediately following the word location of the Vector Packet. The b bits indicate the second message word in the message field if one exists.

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	WN ₆	WN_5	WN_4	WN ₃	WN ₂	WN_1	WN ₀
Byte 2	е	p ₁	p ₀	х	х	V 2	V ₁	V ₀
Byte 1	х	х	d ₁₀	d ₉	d ₈	d ₇	d ₆	d ₅
Byte 0	d 4	d ₃	d 2	d 1	d ₀	i ₂	i ₁	i _o

 Table 12-24
 Short Instruction Vector Packet Bit Assignments

V: 001 for a Short Instruction Vector

WN: Word number of vector (2 - 87 decimal). Describes the location of the vector word in the frame.

e: Set if more than 2 bit errors are detected in the word or, if after error correction, the check character calculation fails.

p: Phase on which the vector was found (0=a, 1=b, 2=c, 3=d)

d: Data bits whose definition depend on the i bits in this packet according to the following table. Note that if this vector is received on a long address and the e bit in this packet is not set, the decoder will send a Message Packet immediately following the Vector Packet. All message bits in the message packet are unused and should be ignored for all modes except the Temporary address assignment with MSN ($i_2 i_1 i_0 = 010$).

I ₂	I ₁	I ₀	d ₁₀	d ₉	d_8	d ₇	\mathbf{d}_{6}	d_5	\mathbf{d}_4	d_3	d_2	d ₁	d ₀	Description
0	0	0	a_{3}	a_2	a ₁	a ₀	f_6	f_5	f_4	f ₃	f_2	f ₁	f ₀	Temporary address assignment*1
0	0	1	d_{10}	d_9	d_8	d_7	d_6	d_{5}	d_4	d_3	d_2	d_1	d_0	11 Event Flags for System Event
0	1	0	a_{3}	a_2	a,	$a_{_0}$	f_6	N_5	N_4	N_3	N_2	N_1	N_0	Temporary address assignment with MSN^{*^2}
0	1	1												Reserved
1	0	0												Reserved
1	0	1												Reserved
1	1	0												Reserved
1	1	1												Reserved for test

Notes: 1. Assigned temporary address (a) and assigned frame (f). See 12.5.4, Operation of a Temporary Address for a description of the use of these fields.

2. Assigned temporary address (a), MSb of assigned frame (f_6), and message sequence number (N). The message packet sent with this instruction on long addresses contains extra frame information, see 12.5.4, Operation of a Temporary Address for a description and for details on the use of the other fields.

i: Instruction type. These bits define the meaning of the d bits in this packet.

x: Unused bits. The value of these bits is not guaranteed.

12.4.4 Message Packet

The Message Field follows the Vector Field in the FLEX protocol. It contains the message data, checksum information, and may contain fragment numbers and message numbers.

If the error bit of a vector word is not set and the vector word indicates that there are message words associated with the page, the message words are sent in Message Packets.

The ID of the Message Packet is the word number where the message word was received in the frame.

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	WN ₆	WN_5	WN_4	WN ₃	WN ₂	WN_1	WN _o
Byte 2	е	p ₁	p ₀	i ₂₀	i ₁₉	i ₁₈	i ₁₇	i ₁₆
Byte 1	i ₁₅	i ₁₄	i ₁₃	i ₁₂	i ₁₁	i ₁₀	i ₉	i ₈
Byte 0	i ₇	i ₆	i ₅	i ₄	i ₃	i ₂	i,	i _o

Table 12-25 Message Packet Bit Assignments

WN: Word number of message word (3 - 87 decimal). Describes the location of the message word in the frame.

e: Set if more than 2 bit errors are detected in the word.

p: Phase on which the message word was found (0=a, 1=b, 2=c, 3=d)

i: These are the information bits of the message word. The definitions of these bits depend on the vector type and which word of the message is being received.

12.4.5 Roaming Status Packet

The contents of this section apply to the FLEXTM Roaming Decoder. They are not applicable to the FLEXTM Non-Roaming Decoder.

The FLEX decoder will automatically prompt the host to read a Roaming Status Packet if RSR, MS1, MFI, MS2, MBI, MAW, NBU, NDR_1 , NDR_0 , or SCU is set.

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	1	1	0	0	0	0	0
Byte 2	RSR	MS1	MFI	MS2	MBI	MAW	NBU	n
Byte 1	х	х	x	x	x	х	NDR ₁	NDR ₀
Byte 0	х	х	х	х	SCU	RSC ₂	RSC₁	RSC ₀

Table 12-26 Roaming Status Packet Bit Assignments

RSR: Re-synchronization Signal Received. Set when the FLEX decoder detected a resynchronization signal and the host configured the FLEX decoder to ignore it via the IRS bit in the roaming control packet. This bit is cleared when read.

MS1: Missed Synchronization 1. Set when the FLEX decoder failed to detect the first synchronization pattern (A / \overline{A}) of a FLEX frame and the FLEX decoder was configured to report missed frame information via the MFC bit in the roaming control packet. This bit is cleared when read.

MFI: Missed Frame Information word. Set when the frame information word is received with an uncorrectable number of errors and the FLEX decoder was configured to report missed frame information via the MFC bit in the roaming control packet. This bit is cleared when read.

MS2: Missed Synchronization 2. Set when the FLEX decoder failed to detect the second synchronization pattern (C / \overline{C}) of a frame and FLEX decoder was configured to report missed frame information via the MFC bit in the roaming control packet. This bit is cleared when read.

MBI: Missed Block Information word 1. Set when at least one of the block information word ones is received with an uncorrectable number of errors and FLEX decoder was configured to report missed frame information via the MFC bit in the roaming control packet. This bit is set no more than once per frame regardless of the number of missed block information word 1's in the frame. This bit is cleared when read.

MAW: Missed Address Word. Set when any address words in the address field is received with an uncorrectable number of errors and FLEX decoder was configured to report missed frame information via the MFC bit in the roaming control packet. This bit is set no more than once per frame regardless of the number of missed address words in the frame. This bit is cleared when read.

NBU: Network Bit Update. Set when the NBC bit in the roaming control packet is set and a frame information word is received with a correctable number of errors. This bit will not be set when the frame information word is not received due to missing the first synchronization pattern (A / \overline{A}). This bit is cleared when read.

n: Network bit value. When NBU is set, this is the value of the n bit in the last received frame information word.

NDR: Noise Detect Result. These bits indicate the result of a noise detect. The results of noise detects initiated by setting the SND bit in the roaming control packet will always be reported. The results of the automatic noise detects performed in asynchronous mode will only be reported if the RND bit is set in the roaming control packet. When continuous noise detects during block data are enabled by setting the CND bit in the roaming control packet, only the "No FLEX signal detected" result will be reported. These bits are cleared when read.

NDR	Noise Detect Result
00	No Information
01	Noise Detect was abandoned
10	FLEX signal detected
11	FLEX signal not detected

SCU: System Collapse Update. Set when the FLEX decoder is configured for manual collapse mode by setting the MCM bit in the roaming control packet and the system collapse of a frame is received. This bit is set no more than once per frame regardless of the number of phases in the frame. This bit will not be set in frames in which no block information word ones is received properly. This bit is cleared when read.

RSC: Received System Collapse. When SCU is set, this value represents the system collapse value that was received in the frame.

12.4.6 Receiver Shutdown Packet

The contents of this section apply to the FLEXTM Roaming Decoder. They are not applicable to the FLEXTM Non-Roaming Decoder.

The Shutdown Packet is sent in both synchronous and asynchronous mode. It is designed to indicate to the host that the receiver is turned off and how much time there is until the FLEX decoder will automatically turn it back on.

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	1	1	1	1	1	1	1
Byte 2	FNV	CF ₆	CF₅	CF 4	CF 3	CF 2	CF 1	CF ₀
Byte 1	TNF ₇	TNF ₆	TNF 5	TNF ₄	TNF 3	TNF ₂	TNF 1	TNF ₀
Byte 0	FCO	NAF ₆	NAF₅	NAF ₄	NAF ₃	NAF ₂	NAF 1	NAF

Table 12-27	Receiver Shut Down Packet Bit Assignments
-------------	--

FNV: Frame Number Valid. This bit is set if the last decoded frame info word was correctable and the frame number was the expected value. When in asynchronous mode, this value will be 0.

CF: Current Frame. When in synchronous mode, this is the current frame number. This value is latched on the negative edge of the $\overline{\text{READY}}$ line when this packet is sent to the host. The value of this field is valid only if the FLEX decoder is in synchronous mode and the FIV bit in the status packet is set. When in asynchronous mode, this value will be 0.

TNF: Time to Next Frame. When in synchronous mode TNF indicates the time to the start of the A-word check if the FLEX decoder were to warm up for the next frame. When in asynchronous mode TNF indicates the time to the start of the next automatic noise detect. See "Using the Receiver Shutdown Packet" on page 66 for an explanation on how to use this value. This value is latched on the negative edge of the READY line when this packet is sent to the host.

FCO: Frame Carried On. Set if the FLEX decoder is decoding the next frame due to the reception of a non-zero carry-on value in the current or a previous frame. When in asynchronous mode, this value will be 0.

NAF: Next Assigned Frame. This is the frame number of the next frame the FLEX decoder was scheduled to decode when the receiver shut down. The value of this field is valid only if the FLEX decoder is in synchronous mode and the FIV bit in the status packet is set. When in asynchronous mode this value will be 0.

12.4.7 Status Packet

The Status Packet contains various types of information that the host may require. The Status Packet will be sent to the host whenever the FLEX decoder is polled and has no other data to send. The FLEX decoder can also prompt the host to read the Status Packet due to events for which the FLEX decoder was configured to send it (see 12.3.2, Configuration Packet and 12.3.3, Control Packet for a detailed description of the bits). The FLEX decoder will prompt the host to read a Status Packet if the...

- 1. ... SMU bit in the Status Packet and the SME bit in the Configuration Packet are set.
- 2. ... MT bit in the Status Packet and the MTE bit in the Configuration Packet are set.
- 3. ... EOF bit in the Status Packet is set.
- 4. ... LBU bit in the Status Packet is set.
- 5. ... EA bit in the Status Packet is set.
- 6. ... BOE bit in the Status Packet is set.

The ID of the Status Packet is 127 (decimal).

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	0	1	1	1	1	1	1	1
Byte 2	FIV	f ₆	f 5	f ₄	f ₃	f ₂	f ₁	f _o
Byte 1	SM	LB	x	x	C 3	C 2	C 1	C ₀
Byte 0	SMU	LBU	x	MT	х	EOF	EA	BOE

Table 12-28 Status Packet Bit Assignments

FIV: Frame Info Valid. Set when a valid frame info word has been received since becoming synchronous to the system and the f and c fields contain valid values. If this bit is clear, no valid frame info words have been received since the FLEX decoder became synchronous to the system. This value will change from 0 to 1 at the end of block 0 of the frame in which the 1st frame info word was properly received. It will be cleared when the FLEX decoder goes into asynchronous mode. This bit is initialized to 0 when the FLEX decoder is reset and when the FLEX decoder is turned off by clearing the ON bit in the Control Packet.

f: Current frame number. This value is updated every frame regardless of whether the FLEX decoder needs to decode the frame. This value will change to its proper value for a frame at the end of block 0 of the frame. The value of these bits is not guaranteed when FIV is 0.

SM: Synchronous Mode. This bit is set when the FLEX decoder is synchronous to the system. The FLEX decoder will set this bit when the first synchronization words are received. It will clear this bit when the FLEX decoder has not properly received both synchronization words in any frame for 8, 16, or 32 minutes (depending on the number of assigned frames and the system 370

collapse). This bit is initialized to 0 when the FLEX decoder is reset and when it is turned off by clearing the ON bit in the Control Packet.

LB: Low Battery. Set to the value last read from the LOBAT pin. The host controls when the LOBAT pin is read via the Receiver Control Packets. This bit is initialized to 0 at reset. It is also initialized to the inverse of the LBP bit in the Configuration Packet when the FLEX decoder is turned on by setting the ON bit in the Control Packet.

c: Current system cycle number. This value is updated every frame regardless of whether the FLEX decoder needs to decode the frame. This value will change to its proper value for a frame at the end of block 0 of the frame. The value of these bits is not guaranteed when FIV is 0.

SMU: Synchronous Mode Update. Set if the SM bit has been updated in this packet. When the FLEX decoder is turned on, this bit will be set when the first synchronization words are found (SM changes to 1) or when the first synchronization search window after the FLEX decoder is turned on expires (SM stays 0). The latter condition gives the host the option of assuming the paging device is in range when it is turned on, and displaying out-of-range only after the initial A search window expires. After the initial synchronous mode update, the SMU bit will be set whenever the FLEX decoder transitions from/to synchronous mode. Cleared when read. Changes in the SM bit due to turning off the FLEX decoder will not cause the SMU bit to be set. This bit is initialized to 0 when the FLEX decoder is reset.

LBU: Low Battery Update. Set if the value on two consecutive reads of the LOBAT pin yielded different results. Cleared when read. The host controls when the LOBAT pin is read via the Receiver Control Packets. Changes in the LB bit due to turning on the FLEX decoder will not cause the LBU bit to be set. This bit is initialized to 0 when the FLEX decoder is reset.

MT: Minute Time-out. Set if one minute has elapsed. Cleared when read. This bit is initialized to 0 when the FLEX decoder is reset.

EOF: End Of Frame. Set when the FLEX decoder is in all frames mode and the end of frame has been reached. The FLEX decoder is in all frames mode if the all frames mode enable counter is non-zero, if any temporary address enabled counter is non-zero, or if the FAF bit in the All Frame Mode Packet is set. Cleared when read. This bit is initialized to 0 when the FLEX decoder is reset.

EA: End of Addresses. If EAE of the control packet is set and an address is detected in a frame, EA will be set after the FLEX decoder processes the last address in the frame. Since data packets take priority over the status packet, the status packet with the EA bit set is guaranteed to come after all address packets for the frame. Cleared when read. This bit is initialized to 0 when the FLEX decoder is reset.

BOE: Buffer Overflow Error. Set when information has been lost due to slow host response time. When the data packet FIFO transmit buffer on the FLEX decoder overflows, the FLEX decoder clears the buffer, turns off decoding by clearing the ON bit in the Control Packet, and sets this bit. Cleared when read. This bit is initialized to 0 when the FLEX decoder is reset.

x: Unused bits. The value of these bits is not guaranteed.

12.4.8 Part ID Packet

The Part ID Packet is sent by the FLEX decoder whenever the FLEX decoder is disabled due to the checksum feature. See 12.3.1, Checksum Packet for a description of the checksum feature. Since the FLEX decoder is disabled after reset, this is the first packet that will be received by the host after reset. The ID of the Part ID Packet is 255 (decimal).

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 3	1	1	1	1	1	1	1	1
Byte 2	MDL ₁		CID ₁₃	CID 12	CID 11	CID 10	CID ₉	CID ₈
Byte 1	CID ₇	CID 6	CID 5		CID 3	CID ₂	CID 1	
Byte 0	REV 7	REV ₆	REV ₅	REV 4	REV 3	REV 2	REV 1	REV ₀

Table 12-29 Part ID Packet Bit Assignments

MDL: Model. This identifies the FLEX decoder model. Current value is 0.

CID: Compatibility ID. This value describes the FLEX decoders to which this part is backwards compatible. See table below for meaning and current value.

Bit	Indicates this IC can be used in place of	Value for FLEX [™] Roaming Decoder II					
	FLEX Alphanumeric Decoder I*1	1 (TRUE)					
	FLEX Roaming Decoder I*2	<u>1 (TRUE)</u>					
CID ₂	CID ₂ FLEX Numeric Decoder 0 (FALSE)						
Notes:	Notes: 1. Compatibility to FLEX Alphanumeric Decoder II is indicated by MDL set to 0, CID 0 set						

otes: 1. Compatibility to FLEX Alphanumeric Decoder II is indicated by MDL set to 0, CID 0 set to 1, and REV greater than or equal to 7.

 Compatibility to FLEX Roaming Decoder II is indicated by MDL set to 0, CID 1 set to 1, and REV greater than or equal to 8.

REV: Revision. This identifies the revision and manufacturer of the FLEX decoder. The following table lists the currently available part ID's of the FLEX decoder family.

Part ID Packet (Hex)	Revision	Manufacturer
00 01 03	FLEX Alphanumeric Decoder I	Texas Instruments
00 01 04	FLEX Alphanumeric Decoder I	Motorola Semiconductor Products Sector
00 01 06	FLEX Alphanumeric Decoder I	Philips
00 01 07	FLEX Alphanumeric Decoder II	Motorola Semiconductor Products Sector
00 01 08	FLEX Alphanumeric Decoder II	Texas Instruments
00 03 03	FLEX Roaming Decoder I	Motorola Semiconductor Products Sector
00 03 05	FLEX Roaming Decoder I	Texas Instruments
00 03 09	FLEX Roaming Decoder II	Motorola Semiconductor Products Sector
00 03 0A	FLEX Roaming Decoder II	Texas Instruments
00 04 01	FLEX Numeric Decoder	Texas Instruments
00 01 15	FLEX Alphanumeric Decoder II	Hitachi
00 03 15	FLEX Roaming Decoder II	Hitachi

12.5 Application Notes

12.5.1 Receiver Control

Introduction: The FLEX decoder has 8 programmable receiver control lines (S0-S7). The host has control of the receiver warm up and shut down timing as well as all of the various settings on the control lines through configuration registers on the FLEX decoder. The configuration registers for most settings allow the host to configure what setting is applied to the control lines, how long to apply the setting, and if the LOBAT input pin is polled before changing from the setting. With this programmability, the FLEX decoder should be able to interface with many off-the-shelf receiver ICs. When using the internal demodulator (i.e. when the IDE bit of the configuration packet is set), the S0 pin becomes the input for the demodulator and the S0 register setting in the receiver control configuration packets controls the tracking mode of the peak and valley detectors for the internal data slicer. When the S0 bit is set in a receiver setting, the internal data slicer will be in fast track mode. When the S0 bit is cleared in a receiver setting, the internal data slicer will be in slow track mode. For details on the configuration of the receiver control settings, see 12.3.9, Receiver Control Configuration Packets.

1. Receiver Settings at Reset

The receiver control ports are three-state outputs which are set to the high-impedance state when the FLEX decoder is reset and until the corresponding FRS bit in the Receiver Line Control Packet is set or until the FLEX decoder is turned on by setting the ON bit in the Control Packet. This allows the designer to force the receiver control lines to the receiver off setting with external pullup or pull-down resistors before the host can configure these settings in the FLEX decoder. When the FLEX decoder is turned on, the receiver control ports are driven to the settings configured by the "12.3.9 Receiver Control Configuration Packets" until the FLEX decoder is reset again.

2. Automatic Receiver Warm Up Sequence

The FLEX decoder allows for up to 6 steps associated with warming up the receiver. When the FLEX decoder automatically turns on the receiver, it starts the warm up sequence 160 ms before it requires valid signals at the EXTSO and EXTS1 input pins (or the equivalent internal signals when using the internal demodulator/data slicer). The first step of the warm up sequence involves leaving the receiver control lines in the "Off" state for the amount of time programmed for "Warm Up Off Time". At the end of the "Warm Up Off Time", the first warm up setting, if enabled, is applied to the receiver control lines for the amount of time programmed for that setting. Each subsequent warm up setting is applied to the receiver control lines for the receiver control lines for the receiver control lines for the issue warm up setting, the "1600sps Sync Setting" or the "3200sps Sync Setting" is applied to the receiver control lines depending on the current state of the FLEX decoder. The sum total of all of the used warm up times and the "Warm Up Off Time" must not exceed 160ms. If it exceeds 160ms, the FLEX decoder will execute the receiver shut down sequence at the end of the 160ms warm up period.

The receiver warm up sequence while decoding when all warm up settings are enabled is shown in figure 12-9.




Figure 12-9 Automatic Receiver Warm Up Sequence

3. Host Initiated Receiver Warm Up Sequence

The host can cause the FLEX decoder to warm-up the receiver <u>in three ways: (1)</u> by turning on the FLEX decoder by setting the ON bit in the control packet; (2) by requesting a noise detect by setting the SND bit in the roaming control packet; or (3) by requesting an A-word search by setting the SAS bit in the roaming control packet. When the FLEX decoder warms up the receiver in response to a host request, the first warm up setting. Each subsequent warm up setting is applied to the receiver control lines for the amount of time programmed for that setting. Each subsequent warm up setting is found. Once a disabled warm up setting is found, the "3200sps Sync Setting" (for ON and SND warm ups) or the "1600sps Sync Setting" (for SAS warm ups) is applied to the receiver control lines and the decoder does not expect valid signal until after the "3200sps Sync Warm Up Time" (for ON, SND, and SAS warm ups) has expired. In figure 12-10 the receiver warm up sequence when the host initiates a warm-up sequence and when all warm up settings are enabled is shown.




Figure 12-10 Host Initiated Receiver Warm Up Sequence

4. Receiver Shut Down Sequence

The FLEX decoder allows for up to 3 steps associated with shutting down the receiver. When the FLEX decoder decides to turn off the receiver, the first shut down setting, if enabled, is applied to the receiver control lines for the corresponding shut down time. At the end of the last used shut down time, the "Off" setting is applied to the receiver control lines. If the first shut down setting is not enabled, the FLEX decoder will transition directly from the current on setting to the "Off" setting. The receiver turn off sequence when all shut down settings are enabled is shown in figure 12-11.

If the receiver is on or being warmed up when the decoder is turned off (by clearing the ON bit in the Control Packet), the FLEX decoder will execute the receiver shutdown sequence. If the FLEX decoder is executing the shut down sequence when the FLEX decoder is turned on (by setting the ON bit in the Control Packet), the FLEX decoder will complete the shut down sequence before starting the warm up sequence.





Figure 12-11 Receiver Shut Down Sequence

5. Miscellaneous Receiver States

In addition to the warm up and shut down states, the FLEX decoder has four other receiver states. When these settings are applied to the receiver control lines, the FLEX decoder will be decoding the EXTS1 and EXTS0 input signals (or the equivalent internal signals when using the internal demodulator/data slicer). The timing of these signals and their duration depends on the data the FLEX decoder decodes. The four settings are as follows:

- **1600sps Sync Setting:**This setting is applied when the FLEX decoder is searching for a 1600 symbols per second signal.
- **3200sps Sync Setting:**This setting is applied when the FLEX decoder is searching for a 3200 symbols per second signal.
- **1600sps Data Setting:** This setting is applied after the FLEX decoder has found the C or \overline{C} sync word in a 1600 symbols per second frame.

• **3200sps Data Setting:**This setting is applied after the FLEX decoder has found the C or \overline{C} sync word in a 3200 symbols per second frame.



Some examples of how these settings will be used in the FLEX decoder are shown in figure 12-12.

Figure 12-12 Examples of Receiver Control Transitions

6. Low Battery Detection

The FLEX decoder can be configured to poll the LOBAT input pin at the end of every receiver control setting. This check can be enabled or disabled for each receiver control setting. If the poll is enabled for a setting, the pin will be read just before the FLEX decoder changes the receiver control lines from that setting to another setting. The FLEX decoder will send a Status Packet whenever the value on two consecutive reads of the LOBAT pin yields different results.

12.5.2 Message Building

A simple message consists of an Address Packet followed by a Vector Packet indicating the word numbers of associated Message Packets. The tables below show a more complex example of receiving three Messages and two Block Information Word Packets in the first two blocks of a 2 phase 3200 bps, FLEX frame. Note that the messages shown may be portions of fragmented or group messages. Note further that in the case of a 6400 bps FLEX signal, there would be four phases: A, B, C and D, and in the case of a 1600 bps signal there would be only a single phase A.

Table 12-30 shows the block number, word number (WN) and word content of both phases A and C. Note contents of words not meant to be received by the host are left blank. Each phase begins with a block information word (WN 0), this is not sent to the host. The first message is in phase A and has an address (WN 3), vector (WN 7) and three message words (WN9 - 11). The second message is also in phase A and has an address (WN 4), a vector (WN 8) and four message words

(WN 12 - 15). The third message is in phase C and has a 2 word long address (WN 5 - 6) followed by a vector (WN 10) and three message words. Since the third message is sent on a long address, the first message word (WN 11) begins immediately after the vector. The vector indicates the location of the second and third message words (WN 14 - 15).

BLOCK	Word Number	PHASE A	PHASE C
0	0	BIW1	BIW1
	1		BIW
	3	ADDRESS 1	BIW
	4	ADDRESS 2	
	5		LONG ADDRESS 3 WORD 1
	6		LONG ADDRESS 3 WORD 2
	7	VECTOR 1	
1	8	VECTOR 2	
	9	MESSAGE 1,1	
	10	MESSAGE 1,2	VECTOR 3
	11	MESSAGE 1,3	MESSAGE 3,1
	12	MESSAGE 2,1	
	13	MESSAGE 2,2	
	14	MESSAGE 2,3	MESSAGE 3,2
	15	MESSAGE 2,4	MESSAGE 3,3

Table 12-30	FLEX SIGNAL
-------------	-------------

Table 12-31 shows the sequence of packets received by the host. The FLEX decoder processes the FLEX signal one block at a time, and one phase at a time. Thus, the address and vector information in block 0 phase A is sent to the host in packets 1-3. Then information in block 0 phase C, two block information words and one long address, is sent to the host in packets 4-6. Packets 7 - 18 correspond to information in block 1, processed in phase A first and phase C second.

PACKET	PACKET TYPE	PHASE	WORD NUMBER	COMMENT
1st	ADDRESS	А	N.A. (7)	Address 1 has a vector located at WN 7
2nd	ADDRESS	A	N.A. (8)	Address 2 has a vector located at WN 8
3rd	VECTOR	A	7	Vector for Address 1: Message Words located at WN = 9 to 11, phase A
4th	BIW	С	N.A.	If BIWs enabled, then BIW packet sent
5th	BIW	С	N.A.	If BIWs enabled, then BIW packet sent
6th	LONG ADDRESS	С	N.A. (10)	Long Address 3 has a vector beginning in word 10 of phase C
7th	VECTOR	A	8	Vector for Address 2: Message Words located at WN = 12 to 15, phase A
8th	MESSAGE	A	9	Message information for Address 1
9th	MESSAGE	A	10	Message information for Address 1
10th	MESSAGE	A	11	Message information for Address 1
11th	MESSAGE	A	12	Message information for Address 2
12th	MESSAGE	A	13	Message information for Address 2
13th	MESSAGE	A	14	Message information for Address 2
14th	MESSAGE	A	15	Message information for Address 2
15th	VECTOR	С	10	Vector for Long Address 3: Message Words located at WN = 14 - 15, phase C
16th	MESSAGE	С	11	Second word of Long Vector is first message information word of Address 3
17th	MESSAGE	С	14	Message information for Address 3
18th	MESSAGE	С	15	Message information for Address 3

Table 12-31 FLEX DECODER PACKET SEQUENCE

The first message is built by relating packets 1, 3, and 8-10. The second message is built by relating packets 2, 7 and 11 - 14. The third message is built by relating packets 6 and 15 - 18. Additionally, the host may process block information in packets 4 and 5 for time setting information.

12.5.3 Building a Fragmented Message

The longest message which will fit into a frame is 84 code words total of message data. Three alpha characters per word yields a maximum message of 252 characters in a frame assuming no other traffic. Messages longer than this value must be sent as several fragments.

Additional fragments can be expected when the "continue bit" in the 1st Message Word is set. This causes the pager to examine every following frame for an additional fragment until the last fragment with the continue bit reset is found. The only requirement relating to the placement in time of the remaining fragments is that no more than 32 frames (1 minute) or 128 frames (4 minutes) as indicated by the service provider may pass between fragment receptions.

Each fragment contains a check sum character to detect errors in the fragment, a fragment number 0, 1, or 2 to detect missing fragments, a message number to identify which message the fragment is a part, and the continue bit which either indicates that more fragments are in queue or that the last fragment has been received.

The following describes the sequence of events between the Host and the FLEX decoder required to handle a fragmented message:

- V2
 V1
 V0
 Type

 0
 0
 0
 Secure

 1
 0
 1
 Alphanumeric

 1
 1
 0
 Hex / Binary
- The host will receive a vector indicating one of the following types:

- The FLEX decoder will increment the all frame mode counter inside the FLEX decoder and begin to decode all of the following frames.
- The host will receive the Message Packet(s) contained within that frame followed by a Status Packet. The host must decide based on the Message Packet to return to normal decoding operation. If the message is indicated as fragmented by the Message Continued Flag "C" being set in the Message Packet then the host does not decrement the all frame mode counter at this time. The host decrements the counter if the Message Continued Flag "C" is clear by writing the All Frame Mode Packet to the FLEX decoder with the "DAF" bit = 1. If no other fragments, temporary addresses are pending and the FAF bit is clear in the All Frame Mode Register, then the FLEX decoder returns to normal operation.
- The FLEX decoder continues to decode all of the frames and passes any address infor-mation, vector information and message information to the host followed by a status packet indicating the end of the frame. If the message is indicated as fragmented by the Message Continued Flag "C" in the Message Packet then the host remains in the receive mode expecting more information from the FLEX decoder.
- After the host receives the second and subsequent fragment with the Message Continued Flag "C" = 1, it should decrement the all frame mode counter by sending an All Frame Mode Packet to the FLEX decoder with the "DAF" bit = 1. Alternatively, the host may choose to decrement the counter at the end of the entire message by decrementing the counter once for each fragment received.
- When the host receives a Message Packet with the Message Continued Flag "C" = 0, it will send two All Frame Mode Packets to the FLEX decoder with the "DAF" bit = 1. The two

packets decrement the count for the first fragment and the last fragment. This dec-rements the all frame counter to zero, if no other fragmented messages, temporary addresses are pending and the FAF bit is clear in the All Frame Mode Register, the FLEX decoder returns to normal operation.

• The above process must be repeated for each occurrence of a fragmented message. The host must keep track of the number of fragmented messages being decoded and insure the all frame mode counter decrements after each fragment or after each fragmented message.

PACKET	PACKET TYPE	PHASE	All Frame Counter	COMMENT
1st	ADDRESS 1	А	0	Address 1 is received
2nd	VECTOR 1	А	1	Vector = Alphanumeric Type
3rd	MESSAGE	A	1	Message Word received "C" bit = 0, No more fragments are expected.
4th	Variable*	·	0	Host writes All Frame Mode Packet to the FLEX decoder with the "DAF" bit = 1

Table 12-32 Alphanumeric Message without fragmentation

Note: * Host Initiated Packet. The FLEX decoder returns a packet according to 12.4, Decoderto-Host Packet Descriptions.

PACKET	PACKET TYPE	PHASE	All Frame Counter	COMMENT
1st	ADDRESS 1	А	0	Address 1 is received
2nd	VECTOR 1	А	1	Vector = Alphanumeric Type
3rd	MESSAGE	A	1	Message Word received "C" bit = 1, Message is fragmented, more expected
4th	STATUS		1	End of Frame Indication (EOF = 1)
5th	ADDRESS 1	В	1	Address 1 is received
6th	VECTOR 1	В	2	Vector = Alphanumeric Type
7th	MESSAGE	В	2	Message Word received "C" bit = 1, Message is fragmented, more expected.
8th	Variable*		1	Host writes All Frame Mode Packet to the FLEX decoder with the "DAF" bit = 1
9th	STATUS		1	End of Frame Indication (EOF = 1)
10th	ADDRESS 1	А	1	Address 1 is received
11th	VECTOR 1	А	2	Vector = Alphanumeric type
12th	MESSAGE	A	2	Message Word received "C" bit = 0, No more fragments are expected.
13th	Variable*		1	Host writes All Frame Mode Packet to the FLEX decoder with the "DAF" bit = 1
14th	Variable*		0	Host writes All Frame Mode Packet to the FLEX decoder with the "DAF" bit = 1

Table 12-33 Alphanumeric Message with fragmentation

Note: * Host Initiated Packet. The FLEX decoder returns a packet according to 12.4, Decoderto-Host Packet Descriptions.

12.5.4 Operation of a Temporary Address

1. Group Messaging

The FLEX protocol allows for a dynamic group call for the purpose of sending a common message to a group of paging devices. The dynamic group call approach assigns a "Temporary Address" using the personal address and the short instruction vector.

The FLEX protocol specifies sixteen addresses for the dynamic group call which may be temporarily activated in a future frame (If the frame or one of the frames designated is equal to the present frame the host is to interpret this as the next occurrence of this frame 4 minutes in the future.) The temporary address is valid for one message starting in the specified frame(s) and remaining valid throughout the following frames to the completion of the message. If the message is not found in the specified frame(s) the host must disable the assigned temporary address.

The following describes the sequence of events between the Host and the FLEX decoder required to handle a temporary address:

- Following an Address Packet, the host will receive a Vector Packet with $V_2 V_1 V_0 = 001$ and $i_2 i_1 i_0 = 000$ or 010 (a Short Instruction Vector indicating a temporary address has been assigned to this pager). The system may send either and $i_2 i_1 i_0 = 000$ or and $i_2 i_1 i_0 = 010$ or both when assigning a temporary address. The vector packet with and $i_2 i_1 i_0 = 000$ will indicate which temporary address is assigned and the frame in which the temporary address is expected. The vector packet with and $i_2 i_1 i_0 = 010$ will indicate which temporary address is assigned, the MSb of the expected frame (essentially indicating 64 frames in which to look for the temporary address), and a message sequence number. When the vector packet with and $i_2 i_1 i_0 = 010$ is received on a long address, the specific assign frame is included in the mes-sage word sent after the vector.
- The FLEX decoder will increment the corresponding temporary address counter for each temporary address assignment vector received and begin to decode all of the follow-ing frames. Note that this implies a single dynamic group assignment that is implemented by sending two short instructions (one for each temporary address assignment mode of the short instruction vector) will cause the corresponding temporary address counter to incre-ment twice.
- The FLEX decoder continues to decode all of the frames and passes any address information, vector information and message information to the host followed by a status packet indicating the end of each frame and the current frame number.

There are several scenarios which may occur with temporary addresses.

- The temporary address is not found in the any of the assigned frames and therefore the host must terminate the temporary address mode by sending an All Frame Mode Packet to the FLEX decoder with the "DTA" bit of the particular temporary address set (if both temporary address assignment packets were used to assign the temporary address, the "DTA" bit must be set twice to disable the temporary address).
- 2. The temporary address is found in the frame it was assigned and was not a fragmented message. Again, the host must terminate the temporary address mode by sending an All Frame Mode Packet to the FLEX decoder with the "DTA" bit of the particular temporary address set (if both temporary address assignment packets were used to assign the temporary address, the "DTA" bit must be set twice to disable the temporary address).
- 3. The temporary address is found in the assigned frame and it is a fragmented message. In this case, the host must follow the rules for Operation of a Fragmented Message and determine the proper time to stop the all frame mode operation. In this case, the host must write to the "DAF" bit with a "1" and the appropriate "DTA" bit with a "1" in the All Frame Mode Register in order to terminate both the fragmented message and the temporary address (if both temporary address assignment packets were used to assign the temporary address, the "DTA" bit must be set twice to disable the temporary address).

• The above operation is repeated for every temporary address.

12.5.5 Using the Receiver Shutdown Packet

The contents of this section apply to the FLEXTM Roaming Decoder. They are not applicable to the FLEXTM Non-Roaming Decoder.

1. Calculating Time Left

The receiver shutdown packet gives timing information to the host. Two times are of particular interest when implementing a roaming algorithm.

- TimeToWarmUpStart. Defined as the amount of time there is before the receiver will start to warm up (i.e. transition from the off state to the first warm up state).
- TimeToTasksDisabled. Defined as the amount of time the host has to complete any host initiated tasks (e.g. by setting SND or SAS in the roaming control packet).

The formula's for calculating these times depend on whether the FLEX decoder is in synchronous mode or asynchronous mode.

SYNCHRONOUS MODE:

TimeToWarmUpStart \geq (TNF • 80ms) + (SkippedFrames • 1874.375ms) + ReceiverOffTime -167.5ms

TimeToTasksDisabled ≥ (TNF • 80ms) + (SkippedFrames • 1874.375ms) – 247.5ms

ASYNCHRONOUS MODE:

```
TimeToWarmUpStart \geq ((TNF -2) • 80ms) + ReceiverOffTime
```

```
TimeToTasksDisabled \geq ((TNF -3) • 80 ms)
```

Where,

TNF:	Time to Next Frame. Value from the receiver shutdown packet.		
SkippedFrames:	The number of frames that won't be decoded. This can be calculated		
	from the Current Frame (CF) and Next Needed Frame (NAF) fields in		
	the receiver shutdown packet (e.g. If CF is 10 and NAF is 12, then		
	SkippedFrames is 1)		
ReceiverOffTime:	The time programmed in the receiver off setting packet.		

2. Calculating How Long Tasks Take

Since the TimeToTaskDisabled discussed in the previous section limits how much the host can do while the FLEX decoder is battery saving, it is necessary for the host to know how long it can take the FLEX decoder to perform a task.

The formulas below calculate how long the two types of host initiated tasks take to complete as measured from the last SPI clock of the packet that initiates the task to the time the receiver shutdown sequence starts. Note that the receiver shutdown sequence must start before tasks are disabled.

The following formula calculates how long it will take to complete a Noise Detect started by setting the SND bit in the roaming control packet. This formula assumes that (1) the noise detect was performed while in synchronous mode or (2) the noise detect was performed in asynchronous mode and did not find FLEX signal or (3) the noise detect found FLEX signal but the DAS bit of the roaming control packet was set.

```
TimeToPerformNoiseDetect < TotalWarmUpTime + 82ms
```

Where,

TotalWarmUpTime: The sum of the times programmed for the used warm up steps plus the time programmed for the 3200sps Sync Setting in the receiver control configuration packets.

The following formula calculates how long it will take to complete an A-word search initiated by setting the SAS bit in the roaming control packet. This formula assumes that the A-word search failed to find roaming FLEX channel.

```
TimeToPerformAwordSearch \leq TotalWarmUpTime + AST + 47ms
```

Where,

TotalWarmUpTime	The sum of the times programmed for the used warm up steps plus the
	time programmed for the 3200sps Sync Setting in the receiver control
	configuration packets.
AST:	The value configured using the timing control packet.

The following formula calculates how long it will take to complete a Noise Detect/A-word search combination. This can occur when the noise detect is performed while in asynchronous mode, the noise detect finds FLEX signal, and the DAS bit of the roaming control packet is not set.

TimeToPerformBoth ≤ TotalWarmUpTime + AST +127ms

Where,

TotalWarmUpTime:	The sum of the times programmed for the used warm up steps plus the
	time programmed for the 3200sps Sync Setting in the receiver control
	configuration packets.
AST:	The value configured using the timing control packet.

12.6 Timing Diagrams (Reference Data)

The following diagrams show the timing in a standalone FLEXTM Decoder IC. They do not apply to this LSI, and should be used only for reference.

12.6.1 SPI Timing

The following diagram and table describe the timing specifications of the SPI interface.




Figure 12-13 SPI Timing

Characteristic	Conditions	Symbol	Min*1	Max* ¹	Unit
Operating Frequency		f _{op}	dc	1	MHz
Cycle Time		t _{cyc}	1000		ns
Select Lead Time		t _{LEAD1}	200		ns
De-select Lag Time		t _{LAG1}	200		ns
Select-to-Ready Time	previous packet did not program an address word* ² C_L =50pf	t _{RDY}		80	μs
Select-to-Ready Time	previous packet programmed an address word* ² C_L =50pf	t _{RDY}		420	μs
Re-select Time	previous packet was a checksum/special packet* ³ C_L =50pf	t _{RS}	30		μs
Ready High Time		t _{RH}	50	14	μs
Ready Lead Time		t _{LEAD2}	200		ns
Not Ready Lag Time	$C_{L} = 50 pf$	t _{LAG2}		200	ns
MOSI Data Setup Time		t _{su}	200		ns
MOSI Data Hold Time		t _{HI}	200		ns
MISO Access Time	C_{L} =50pf	t _{AC}	0	200	ns
MISO Disable Time		t _{DIS}		300	ns
MISO Data Valid Time	C _L =50pf	t _v		200	ns
MISO Data Hold Time		t _{HO}	0		ns
SS High Time		t _{ssh}	200		ns
SCK High Time		t _{sckh}	300		ns
SCK Low Time		t _{sckl}	300		ns
SCK Rise Time	20% to 70% $V_{\scriptscriptstyle DD}$	t _R		1	μs
SCK Fall Time	20% to 70% V_{DD}	t _F		1	μs

Table 12-34 SPI Timing (VDD = 1.8 V to 3.6 V, TA = -20°C to 75°C)

Notes: 1. The specifications given in this data sheet indicate the minimum performance level of all FLEX decoders regardless of manufacturer. Individual manufacturers may have better performance than indicated.

 When the host re-programs an address word with a Host-to-Decoder packet ID > 127 (decimal), there may be an added delay before the FLEX decoder is ready for another packet.

3. When the host sends a checksum packet (ID is 00) or a special packet (ID is 1C through 1F hex) the t_{RS} specification applies, otherwise the timing specifications for t_{LAG1} and t_{SSH} govern the re-select timing.

12.6.2 Start-up Timing

The following diagram and table describe the timing specifications of the FLEX decoder when power is applied.




Figure 12-14 Start-up Timing

Table 12-35 Start-up Timing ($V_{DD} = 1.8 \text{ V to } 3.6 \text{ V}, T_A = -20^{\circ}\text{C to } 75^{\circ}\text{C}$)

Characteristic	Conditions	Symbol	Min* ¹	Max *1	Unit
Oscillator Start-up Time		t _{start}		5	sec
RESET Hold Time		t _{reset}	200		ns
RESET High to READY		t _{RHRL}	76,800	76,800	T* ²

Notes: 1. The specifications given in this data sheet indicate the minimum performance level of all manufacturers of the FLEX decoder. Individual manufacturers may have better performance than indicated.

2. T is one period of the $ø_{\text{DEC}}$ clock source. Note that from power-up, the oscillator start-up time can impact the availability and period of clock strobes. This can affect the actual RESET high to READY low timing.

12.6.3 Reset Timing

The following diagram and table describe the timing specifications of the FLEX decoder when it is reset.




Figure 12-15 Reset Timing

Table 12-36 Reset Timing ($V_{DD} = 1.8 \text{ V to } 3.6 \text{ V}, T_A = -20^{\circ}\text{C to } 75^{\circ}\text{C}$)

Characteristic	Conditions	Symbol	Min* ¹	Max *1	Unit
RESET Pulse Width		t _{RL}	200	-	ns
RESET Low to READY High		t _{RLRH}	_	200	ns
RESET High to READY Low		t _{RHRL}	76,800	76,800	T*2

Notes: 1. The specifications given in this data sheet indicate the minimum performance level of all manufacturers of the FLEX decoder. Individual manufacturers may have better performance than indicated.

2. T is one period of the $ø_{DEC}$ clock source.

Section 13 Electrical Characteristics

13.1 Absolute Maximum Ratings

Table 13-1 lists the absolute maximum ratings.

Table 13-1 Absolute Maximum Ratings

ltem		Symbol	Value	Unit
Power supply	voltage	V _{cc}	–0.3 to +7.0	V
Analog power	supply voltage	AV _{cc}	-0.3 to +7.0	V
Programming voltage		V _{PP}	-0.3 to +13.0	V
Input voltage	Ports other than Port B	Vin	–0.3 to V _{cc} +0.3	V
	Port B	AVin	–0.3 to AV _{cc} +0.3	V
Operating temperature		Topr	-20 to +75	°C
Storage tempe	rature	Tstg	-55 to +125	°C


Note: Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.

13.2 Electrical Characteristics

13.2.1 Power Supply Voltage and Operating Range

The power supply voltage and operating range of the H8/3937 Series and H8/3937R Series are indicated by the shaded region in the figures.

1. Power supply voltage and oscillator frequency range




Active (high-speed) mode

• All operating modes

- Sleep (high-speed) mode
- Note: fosc is the frequency when an oscillator element or external clock is used.


2. Power supply voltage and operating frequency range



• Active (medium-speed) mode (except A/D converter)

Sleep (medium-speed) mode (except A/D converter)

3. Analog power supply voltage and A/D converter operating range



13.2.2 DC Characteristics

Table 13-2 lists the DC characteristics of the H8/3937 Series and H8/3937R Series.

Table 13-2 DC Characteristics

 $V_{CC} = 1.8 \text{ V}$ to 3.6 V, $AV_{CC} = 1.8 \text{ V}$ to 3.6 V, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $Ta = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (including subactive mode) unless otherwise indicated.

				Values	6			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Input high voltage	V _{IH}	$\label{eq:response} \begin{array}{c} \overline{\text{RES}}, \overline{\text{WKP}}_0 \text{ to } \overline{\text{WKP}}_7, \\ \overline{\text{IRQ}}_1 \text{ to } \overline{\text{IRQ}}_4, \text{TMIC}, \\ \overline{\text{TMIF}}, \overline{\text{TMIG}}, SCK_{31}, \\ SCK_{32}, \overline{\text{ADTRG}} \end{array}$	0.9 V _{cc}	—	V _{cc} + 0.3	V		
		RXD ₃₁ , RXD ₃₂ , UD	0.8 V _{cc}	_	V _{cc} + 0.3	V		_
		OSC ₁	0.9 V _{cc}		V _{cc} + 0.3	V		_
		DX ₁	0.9 V _{cc}		V _{cc} + 0.3	V		_
		$\begin{array}{c} {\sf P1}_0 \text{ to } {\sf P1}_7, {\sf P3}_0 \text{ to } {\sf P3}_7, \\ {\sf P4}_0 \text{ to } {\sf P4}_2, {\sf P5}_0 \text{ to } {\sf P5}_7, \\ {\sf P6}_0 \text{ to } {\sf P6}_7, {\sf P7}_0 \text{ to } {\sf P7}_7, \\ {\sf P8}_0 \text{ to } {\sf P8}_7, {\sf P9}_0 \text{ to } {\sf P9}_3, \\ {\sf PA}_0 \text{ to } {\sf PA}_3 \end{array}$	0.8 V _{cc}		V _{cc} + 0.3	V		_
		PB ₀ to PB ₇	0.8 V _{cc}	_	AV _{cc} + 0.3	V		
		IFIN	0.9 V _{cc}		V _{cc} + 0.3	V		_
		EXTS0, EXTS1, LOBAT	0.8 V _{cc}	_	V _{cc} + 0.3	V		_
Input Iow voltage	V _{IL}	$\label{eq:response} \begin{array}{ c c c c c c c c c c c c c c c c c c c$	-0.3		0.1 V _{cc}	V		_
		RXD ₃₁ , RXD ₃₂ , UD	-0.3	_	0.2 V _{cc}	V		_
		OSC ₁	-0.3		0.1 V _{cc}	V		_
		DX ₁	-0.3		0.1 V _{cc}	V		_
		$\begin{array}{c} {\sf P1}_0 \text{ to } {\sf P1}_7, {\sf P3}_0 \text{ to } {\sf P3}_7, \\ {\sf P4}_0 \text{ to } {\sf P4}_2, {\sf P5}_0 \text{ to } {\sf P5}_7, \\ {\sf P6}_0 \text{ to } {\sf P6}_7, {\sf P7}_0 \text{ to } {\sf P7}_7, \\ {\sf P8}_0 \text{ to } {\sf P8}_7, {\sf P9}_0 \text{ to } {\sf P9}_3, \\ {\sf PA}_0 \text{ to } {\sf PA}_3 \end{array}$	-0.3		0.2 V _{cc}	V		_
		PB ₀ to PB ₇	-0.3	_	$0.2 \mathrm{V_{CC}}$	V		
		IFIN	-0.3	_	$0.1 V_{\rm cc}$	V		
		EXTS0, EXTS1, LOBAT	-0.3	_	$0.2 \mathrm{V_{CC}}$	V		

Note: Connect the TEST and TESTD pins to $V_{\rm ss}.$

				Value	S			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Output high voltage		$\begin{array}{c} {\sf P1}_0 \text{ to } {\sf P1}_7, {\sf P3}_0 \text{ to } {\sf P3}_7, \\ {\sf P4}_0 \text{ to } {\sf P4}_2, {\sf P5}_0 \text{ to } {\sf P5}_7, \\ {\sf P6}_0 \text{ to } {\sf P6}_7, {\sf P7}_0 \text{ to } {\sf P7}_7, \\ {\sf P8}_0 \text{ to } {\sf P8}_7, {\sf P9}_0 \text{ to } {\sf P9}_3, \\ {\sf PA}_0 \text{ to } {\sf PA}_3 \end{array}$	V _{CC} – 0.3			V	-I _{OH} = 0.1 mA	
		CLKOUT	V _{cc} – 0.5		_	V	$V_{CC} = 2.5 \text{ V to } 3.6 \text{ V}$ $-I_{OH} = 1.5 \text{ mA}$	_
			V _{cc} - 0.5	_	_	V	-I _{OH} = 1.0 mA	_
		SYMLCK, S0 to S7	V _{cc} – 0.5		—	V	$V_{CC} = 2.5 \text{ V to } 3.6 \text{ V}$ $-I_{OH} = 0.4 \text{ mA}$	
			$V_{CC} - 0.3$	—	—	V	-I _{OH} = 0.1 mA	_
Output low voltage		$\begin{array}{c} {\sf P1}_0 \text{ to } {\sf P1}_7, {\sf P3}_0 \text{ to } {\sf P3}_7, \\ {\sf P4}_0 \text{ to } {\sf P4}_2, {\sf P5}_0 \text{ to } {\sf P5}_7, \\ {\sf P6}_0 \text{ to } {\sf P6}_7, {\sf P7}_0 \text{ to } {\sf P7}_7, \\ {\sf P8}_0 \text{ to } {\sf P8}_7, {\sf P9}_0 \text{ to } {\sf P9}_3, \\ {\sf PA}_0 \text{ to } {\sf PA}_3 \end{array}$	—		0.5	V	l _{oL} = 0.4 mA	
		CLKOUT	—	_	0.5	V	V_{CC} = 2.5 V to 3.6 V I_{OL} = 1.5 mA	
			_	_	0.5	V	I _{OL} = 1.0 mA	_
		SYMCLK, S0 to S7			0.5	V	$V_{cc} = 2.5 \text{ V to } 3.6 \text{ V}$ $I_{oL} = 0.4 \text{ mA}$	_
			_	_	0.3	V	I _{OL} = 0.1 mA	_
Input/	I _{IL}	RES	_	_	20.0	μΑ	$V_{IN} = 0.5 V$ to	*2
output leak-			_	_	1.0		$V_{CC} - 0.5 V$	*1
age current		OSC_1 , DX_1 , $P1_0$ to $P1_7$, $P3_0$ to $P3_7$, $P4_0$ to $P4_2$, $P5_0$ to $P5_7$, $P6_0$ to $P6_7$, $P7_0$ to $P7_7$, $P8_0$ to $P8_7$, $P9_0$ to $P9_3$, PA_0 to PA_3	_	_	1.0	μA	$\begin{array}{l} V_{\rm IN}=0.5 \; V \; to \\ V_{\rm CC}-0.5 \; V \end{array}$	
		PB ₀ to PB ₇			1.0		$V_{IN} = 0.5 V \text{ to}$ AV _{CC} - 0.5 V	_
		EXTS1, EXTS0, LOBAT, IFIN	_		1.0	μA	$V_{IN} = 0.5 V \text{ to}$ $V_{CC} - 0.5 V$	
Pull-up MOS current		$P1_0$ to $P1_7$, $P3_0$ to $P3_7$, $P5_0$ to $P5_7$, $P6_0$ to $P6_7$	10		120		$V_{CC} = 3 \text{ V}, \text{ V}_{IN} = 0 \text{ V}$	
Input capaci- tance	C _{IN}	All input pins except power supply, $\overline{\text{RES}}$, PB_0 to PB_7			15.0	pF	$f = 1 MHz, V_{IN} = 0 V,$ Ta = 25°C	
		RES			80.0	_		*2
			_	_	15.0	_		*1
		PB ₀ to PB ₇	_	—	15.0			

				Value	s			
ltem	Symbol	Applicable Pins	Min	Тур	Мах	Unit	Test Condition	Notes
Active mode current dissi-	I _{OPE1}	V _{cc}	_	0.8		mA	Active (high- speed) mode $V_{CC} = 3 V$, $f_{OSC} = 2 MHz$	* ³ * ⁴ Refer- ence value
pation	I _{OPE2}	V _{cc}	_	0.25	—	mA	Active (medium- speed) mode $V_{CC} = 3 V$, $f_{OSC} = 2 MHz$, $\varnothing_{OSC}/128$	* ³ * ⁴ Refer- ence value
Sleep mode current dissi- pation	I _{SLEEP}	V _{cc}	_	0.45	_	mA	$V_{CC} = 3 V,$ $f_{OSC} = 2 MHz$	* ³ * ⁴ Refer- ence value
Sub- active mode current dissi- pation	I _{SUB}	V _{cc}	_	56	_	μA	$V_{CC} = 2.7 \text{ V}, 160\text{-kHz}$ crystal oscillator $(\emptyset_{SUB} = \emptyset_W/2)$	* ³ * ⁴ Refer- ence value
Sub- sleep mode current dissi- pation	I _{SUBSP}	V _{cc}		30		μA	$V_{CC} = 2.7 \text{ V}, 160\text{-kHz}$ crystal oscillator $(\emptyset_{SUB} = \emptyset_W/2)$	* ³ * ⁴ Refer- ence value
Watch mode current dissi- pation	I _{WATCH}	V _{cc}	_	18	_	μA	V _{CC} = 2.7 V, 160-kHz crystal oscillator	* ³ * ⁴ Refer- ence value
RAM data retain- ing voltage	V _{RAM}	V _{cc}	1.5			V		*3 *4

				Value	s			
ltem	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition	Notes
Allow-	I _{OL}	CLKOUT	—	_	2.0	mA		
able output low current (per pin)		All output pins except CLKOUT	_		0.5	mA		
Allow- able output low current (total)	ΣI _{OL}	All output pins			20.0	mA		
Allow-	—I _{он}	CLKOUT	_	_	2.0	mA		
able output high current (per pin)		SYMCLK, S0 to S7	_		0.5	mA	V_{CC} = 2.5V to 3.6V	
		All output pins except CLKOUT	_	—	0.2	mA		
Allow- able output high	$\Sigma - I_{OH}$	All output pins			10.0	mA		
Notes:		lies to the Mask ROM	-					

2. Applies to the HD6473937 and HD6473937R.

3. Pin states during current measurement.

Pin States during Current Dissipation Measurement

Mode	RES Pin	Internal State	Other Pins	Oscillator Pins
Active (high-speed) mode	V _{cc}	Only CPU Operates, decoder stops	V_{cc}	System clock oscillator: Crystal
Active (medium- speed) mode				Subclock oscillator: PinDX ₁ = GND
Sleep mode	V _{cc}	Only timers operate, decoder stops	V _{cc}	
Subactive mode	V _{cc}	Only CPU Operates, decoder stops	V _{cc}	System clock oscillator: Crystal
Subsleep mode	V _{cc}	Only timers operate, CPU and decoder stop	V _{cc}	Subclock oscillator: Crystal (However, clock supply to
Watch mode	V _{cc}	Only time base operates, CPU and decoder stop	V _{cc}	decoder block is stopped)

4. Excludes current in pull-up MOS transistors and output buffers.

13.2.3 AC Characteristics

Table 13-3 lists the control signal timing, and tables 13-4 list the serial interface timing of the H8/3937 Series and 3937R Series.

Table 13-3 Control Signal Timing

 $V_{CC} = 1.8 \text{ V}$ to 3.6 V, $AV_{CC} = 1.8 \text{ V}$ to 3.6 V, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $Ta = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (including subactive mode) unless otherwise indicated.

		Applicable		Values	Values			Reference
ltem	Symbol	Pins	Min	Тур	Max	Unit	Test Condition	Figure
System clock	f _{osc}	OSC ₁ , OSC ₂	2	_	10	MHz	$V_{\rm CC}$ = 2.7 V to 3.6 V	
oscillation frequency			2	_	4	_	$V_{\rm CC}$ = 1.8 V to 3.6 V	
OSC clock ($ø_{OSC}$) cycle time	t _{osc}	OSC ₁ , OSC ₂	100	_	500	ns	$V_{\rm CC}$ = 2.7 V to 3.6 V	Figure 13-1
			250	_	500	_	$V_{\rm CC}$ = 1.8 V to 3.6 V	
System clock (ø)	t _{cyc}		2		128	t _{osc}		
cycle time			_	_	208.3	μs		
Subclock oscilla- tion frequency	f _w	DX ₁ , DX ₂	_	76.8 or 160		kHz		
Watch clock $(ø_w)$ cycle time	t _w	DX ₁ , DX ₂	_	26.0 or 12.5		μs		Figure 13-1
Subclock (ø _{SUB}) cycle time	t _{subcyc}		2		8	t _w		*
Instruction cycle time			2	_	_	t _{cyc} t _{subcyc}		
Oscillation stabilization time	t _{rc}	OSC ₁ , OSC ₂	_	20	45	μs	V_{CC} = 2.2 V to 3.6 V (In case of Figure 13-8)	Figure 13-8
			_	_	50	ms		Figure 13-8
		DX ₁ , DX ₂	_	_	2.0	S		
External clock	t _{CPH}	OSC ₁	40	_	_	ns	V _{cc} = 2.7 V to 3.6 V	Figure 13-1
high width			200	_		_	V_{cc} = 1.8 V to 3.6 V	_
		DX ₁	_	6.51 or 3.125		μs		_
External clock	t _{CPL}	OSC ₁	40	_	_	ns	$V_{\rm CC}$ = 2.7 V to 3.6 V	Figure 13-1
low width			200	_	_	-	$V_{\rm CC}$ = 1.8 V to 3.6 V	_
		DX ₁	_	6.51 or 3.125	_	μs		

		Applicable		Value	s			Reference
Item	Symbol	Pins	Min	Тур	Max	Unit	Test Condition	Figure
External clock	t _{CPr}	OSC ₁	_	_	10	ns	$V_{\rm CC}$ = 2.7 V to 3.6 V	Figure 13-1
rise time			_	_	25		$V_{\rm CC}$ = 1.8 V to 3.6 V	
		DX ₁	_	_	55.0	ns		Figure 13-1
External clock	t _{CPf}	OSC ₁	_	_	10	ns	$V_{\rm CC}$ = 2.7 V to 3.6 V	Figure 13-1
fall time			_	_	25	_	$V_{\rm CC}$ = 1.8 V to 3.6 V	
		DX ₁	_	_	55.0	ns		Figure 13-1
Pin RES low width	t _{REL}	RES	10	_	_	t _{cyc}		Figure 13-2
Input pin high width	t _{ιΗ}	$\label{eq:response} \begin{array}{c} \overline{IRQ}_1 \text{ to} \\ \overline{IRQ}_4, \\ \overline{WKP}_0 \text{ to} \\ \overline{WKP}_7, \\ \overline{ADTRG}, \\ TMIC \\ TMIF, TMIG \end{array}$	2	_		t _{cyc} t _{subcyc}		Figure 13-3
Input pin low width	t _{IL}	$\label{eq:response} \begin{array}{ c c c c }\hline \hline IRQ_1 \ to \\\hline IRQ_4, \\\hline WKP_0 \ to \\\hline \hline WKP_7, \\\hline ADTRG, \\\hline TMIC, TMIF, \\\hline TMIG \end{array}$	2			t _{cyc} t _{subcyc}		Figure 13-3
UD pin minimum modulation width		UD	4	—	_	t _{cyc} t _{subcyc}	5	Figure 13-4

Note: * Selected with SA1 and SA0 of system clock control register 2 (SYSCR2).

Table 13-4 Serial Interface (SCI31, SCI32) Timing

 $V_{CC} = 1.8 \text{ V}$ to 3.6 V, $AV_{CC} = 1.8 \text{ V}$ to 3.6 V, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $Ta = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (including subactive mode) unless otherwise indicated.

				Value	s			Reference
ltem		Symbol	Min	Тур	Max	Unit	Test Conditions	Figure
Input clock	Asynchronous	t _{Scyc}	4		—	t _{cyc} or		Figure 13-5
cycle	Synchronous		6		_	t _{subcyc}		
Input clock pul	se width	t _{scкw}	0.4		0.6	t _{Scyc}		Figure 13-5
Transmit data time(synchron	,	t _{TXD}			1	t _{cyc} or t _{subcyc}		Figure 13-6
Receive datas (synchronous)		t _{RXS}	400.0		_	ns		Figure 13-6
Receive data h (synchronous)		t _{RXH}	400.0			ns		Figure 13-6

13.2.4 A/D Converter Characteristics

Table 13-5 shows the A/D converter characteristics of the H8/3937 Series and H8/3937R Series.

Table 13-5 A/D Converter Characteristics

 $V_{CC} = 1.8$ V to 3.6 V, $V_{SS} = AV_{SS} = 0.0$ V, $Ta = -20^{\circ}C$ to $+75^{\circ}C$ (including subactive mode) unless otherwise indicated.

		Applicable		Val	les			
Item	Symbol	Pins	Min	Тур	Max	Unit	Test Condition	Notes
Analog power supply voltage	AV_{CC}	AV_{CC}	1.8	—	3.6	V		*1
Analog input voltage	AV _{IN}	AN ₀ to AN ₇	- 0.3	_	AV _{cc} + 0.3	V		
Analog power	Al _{OPE}	AV _{cc}		_	1.0	mA	$AV_{CC} = 3.0 V$	
supply current	AI _{STOP1}	AV _{CC}	_	600	_	μA		* ² Reference value
	AI _{STOP2}	AV _{cc}	_	—	5	μA		*3
Analog input capacitance	C _{AIN}	AN ₀ to AN ₇	_	_	15.0	pF		
Allowable signal source impedance	R _{AIN}		_	_	10.0	kΩ		
Resolution (data length)			_	_	10	bit		
Nonlinearity error			_	_	±2.5	LSB	$AV_{CC} = 3.0 \text{ to } 3.6 \text{ V}$ $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$	
			_	_	±5.5	-	$AV_{CC} = 2.0 \text{ to } 3.6 \text{ V}$ $V_{CC} = 2.0 \text{ to } 3.6 \text{ V}$	_
			—	—	±7.5	_	Except the above	*4
Quantization error			_	_	±0.5	LSB		
Absolute accuracy			_	_	±3.0	LSB	$AV_{CC} = 3.0 \text{ to } 3.6 \text{ V}$ $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$	ï
			_	_	±6.0	_	$AV_{CC} = 2.0 \text{ to } 3.6 \text{ V}$ $V_{CC} = 2.0 \text{ to } 3.6 \text{ V}$	
			_	_	±8.0	_	Except the above	*4
Conversion time			12.4	_	124	μs	$AV_{CC} = 2.7 \text{ to } 3.6 \text{ V}$ $V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$	
			62	_	124		Except the above	

Notes: 1. Set $AV_{cc} = V_{cc}$ when the A/D converter is not used.

2. Al_{STOP1} is the current in active and sleep modes while the A/D converter is idle.

Al_{STOP2} is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.

4. Conversion time: 62 µs

13.3 Operation Timing

Figures 13-1 to 13-7 show timing diagrams.




Figure 13-1 Clock Input Timing




Figure 13-2 **RES** Low Width




Figure 13-3 Input Timing




Figure 13-4 UD Pin Minimum Modulation Width Timing




Figure 13-5 SCK3 Input Clock Timing





Figure 13-6 SCI3 Synchronous Mode Input/Output Timing





13.5 Resonator Equivalent Circuit




Figure 13-8 Resonator Equivalent Circuit

13.6 Usage Note

The ZTAT and mask ROM versions both satisfy the electrical characteristics shown in this manual, but actual electrical characteristic values, operating margins, noise margins, and other properties may vary due to differences in manufacturing process, on-chip ROM, layout patterns, and so on.

When system evaluation testing is carried out using the ZTAT version, the same evaluation testing should also be conducted for the mask ROM version when changing over to that version.

Appendix A CPU Instruction Set

A.1 Instructions

Operation Notation

Rd8/16	General register (destination) (8 or 16 bits)
Rs8/16	General register (source) (8 or 16 bits)
Rn8/16	General register (8 or 16 bits)
CCR	Condition code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#xx: 3/8/16	Immediate data (3, 8, or 16 bits)
d: 8/16	Displacement (8 or 16 bits)
@aa: 8/16	Absolute address (8 or 16 bits)
+	Addition
-	Subtraction
×	Multiplication
÷	Division
^	Logical AND
\vee	Logical OR
\oplus	Exclusive logical OR
\rightarrow	Move
_	Logical complement

Condition Code Notation

Symbol

\uparrow	Modified according to the instruction result
*	Not fixed (value not guaranteed)
0	Always cleared to 0
—	Not affected by the instruction execution result

Table A-1 Instruction Set

		Addressing Mode/ Instruction Length (bytes) Condition Code	_
Mnemonic	operation	#xx: 8/16 Rn @Rn @-Rn/@Rn+ @aa: 8/16 @(d:8, PC) @ @aa Implied H H X X X Z Z	No. of States
MOV.B #xx:8, Rd	B $\#xx:8 \rightarrow Rd8$	2 \$ \$ 0	2
MOV.B Rs, Rd	B Rs8 \rightarrow Rd8		2
MOV.B @Rs, Rd	B @Rs16 \rightarrow Rd8	2↓ 0	4
MOV.B @(d:16, Rs), Rd	B @(d:16, Rs16) \rightarrow Rd8	4 \$ \$ 0	6
MOV.B @Rs+, Rd	$\begin{array}{ll} B & @Rs16 \rightarrow Rd8 \\ Rs16+1 \rightarrow Rs16 \end{array}$	2 \$ \$ 0	6
MOV.B @aa:8, Rd	B @aa:8 \rightarrow Rd8	2↓↓ 0	
MOV.B @aa:16, Rd	B @aa:16 \rightarrow Rd8	4 ——↓↓ 0 —	6
MOV.B Rs, @Rd	B Rs8 \rightarrow @Rd16	2 ——↓↓ 0 —	4
MOV.B Rs, @(d:16, Rd)	B Rs8 \rightarrow @(d:16, Rd16)	4 \$ \$ 0	6
MOV.B Rs, @-Rd	$\begin{array}{c} B Rd16-1 \to Rd16 \\ Rs8 \to @Rd16 \end{array}$	2 \$ \$ 0	6
MOV.B Rs, @aa:8	B Rs8 \rightarrow @aa:8	2 ——↓↓ 0 —	4
MOV.B Rs, @aa:16	B Rs8 \rightarrow @aa:16	4 ——↓↓ 0 —	6
MOV.W #xx:16, Rd	W #xx:16 \rightarrow Rd	4↓ 0	4
MOV.W Rs, Rd	W Rs16 \rightarrow Rd16	2 ——↓↓ 0 —	2
MOV.W @Rs, Rd	W @Rs16 \rightarrow Rd16	2 ——↓↓ 0 —	4
MOV.W @(d:16, Rs), Rd	W @(d:16, Rs16) \rightarrow Rd16	4 \$ \$ 0	6
MOV.W @Rs+, Rd	W @Rs16 \rightarrow Rd16 Rs16+2 \rightarrow Rs16	2 \$ \$ 0	6
MOV.W @aa:16, Rd	W @aa:16 \rightarrow Rd16	4 ——↓↓ 0 —	6
MOV.W Rs, @Rd	W Rs16 \rightarrow @Rd16	2 ——↓↓ 0 —	4
MOV.W Rs, @(d:16, Rd)	W Rs16 \rightarrow @(d:16, Rd16)	4 \$ \$ 0	6
MOV.W Rs, @-Rd	W Rd16–2 \rightarrow Rd16 Rs16 \rightarrow @Rd16	2 \$ \$ 0	6
MOV.W Rs, @aa:16	W Rs16 \rightarrow @aa:16	4 ——↓↓ 0 —	6
POP Rd	$ \begin{array}{c} \mathbb{W} \ @ SP \to Rd16 \\ SP+2 \to SP \end{array} $	2 \$ \$ 0	6
PUSH Rs	$ \begin{array}{c} W \ SP\text{-}2 \to SP \\ Rs16 \to @SP \end{array} $	2 \$ \$ 0	6

Addressing Mode/ Instruction Length (bytes) Condition Code

	e.					+										
Mnemonic	Operation	#xx: 8/16	Rn	@Rn	@(d:16, Rn)	@-Rn/@Rn+	@aa: 8/16	@(d:8, PC)	@ @ aa	Implied		н	N	z	vс	No. of States
ADD.B #xx:8, Rd	B Rd8+#xx:8 \rightarrow Rd8	2										. 1	\uparrow	\uparrow	$\uparrow \uparrow$	2
ADD.B Rs, Rd	B Rd8+Rs8 \rightarrow Rd8		2									. 1	\uparrow	\uparrow	\$ \$	2
ADD.W Rs, Rd	W Rd16+Rs16 \rightarrow Rd16		2									· (1)	\$	\$	11	2
ADDX.B #xx:8, Rd	B Rd8+#xx:8 +C \rightarrow Rd8	2										. 1	\$	(2)	11	2
ADDX.B Rs, Rd	B Rd8+Rs8 +C \rightarrow Rd8		2								_	. \$	\uparrow	(2)	11	2
ADDS.W #1, Rd	W Rd16+1 \rightarrow Rd16		2											_		- 2
ADDS.W #2, Rd	W Rd16+2 \rightarrow Rd16		2									-	—	—		- 2
INC.B Rd	B Rd8+1 \rightarrow Rd8		2										\uparrow	€	↓ _	- 2
DAA.B Rd	B Rd8 decimal adjust \rightarrow Rd8		2									*	\$	\$	* (3) 2
SUB.B Rs, Rd	B Rd8–Rs8 \rightarrow Rd8		2									. 1	¢	\$	11	2
SUB.W Rs, Rd	W Rd16–Rs16 \rightarrow Rd16		2									(1)	\$	\$	11	2
SUBX.B #xx:8, Rd	B Rd8–#xx:8 –C \rightarrow Rd8	2									_	\$	\$	(2)	11	2
SUBX.B Rs, Rd	B Rd8–Rs8 –C \rightarrow Rd8		2									1	€	(2)	11	2
SUBS.W #1, Rd	W Rd16–1 \rightarrow Rd16		2										_	_		- 2
SUBS.W #2, Rd	W Rd16–2 \rightarrow Rd16		2								_	_	_	_		2
DEC.B Rd	B Rd8–1 \rightarrow Rd8		2										€	€	\uparrow –	2
DAS.B Rd	B Rd8 decimal adjust \rightarrow Rd8		2									*	€	\$	*	- 2
NEG.B Rd	$B \ O-Rd \to Rd$		2									. \$	\$	\$	\$\$	2
CMP.B #xx:8, Rd	B Rd8–#xx:8	2										. \$	€	€	\$\$	2
CMP.B Rs, Rd	B Rd8–Rs8		2									. 1	€	\uparrow	11	2
CMP.W Rs, Rd	W Rd16-Rs16		2									· (1)	\$	\$	\$\$	2
MULXU.B Rs, Rd	B Rd8 \times Rs8 \rightarrow Rd16		2								_	_	_	_		- 14
DIVXU.B Rs, Rd	B Rd16÷Rs8 → Rd16 (RdH: remainder, RdL: quotient)		2										(5)	(6)		- 14
AND.B #xx:8, Rd	B Rd8 \wedge #xx:8 \rightarrow Rd8	2											€	\$	0 —	2
AND.B Rs, Rd	$B \ Rd8 \land Rs8 \rightarrow Rd8$		2										€	€	0 —	- 2
OR.B #xx:8, Rd	B Rd8 \lor #xx:8 \rightarrow Rd8	2										. —	€	↕	0 —	- 2
OR.B Rs, Rd	$B \ Rd8{\vee}Rs8 \to Rd8$		2										€	\$	0 —	2
XOR.B #xx:8, Rd	B Rd8 \oplus #xx:8 \rightarrow Rd8	2										_	¢	↕	0 —	- 2
XOR.B Rs, Rd	B Rd8 \oplus Rs8 \rightarrow Rd8		2								_		\$	\$	0 —	- 2
NOT.B Rd	$B \ \overline{Rd} \to Rd$		2								_	_	¢	\$	0 —	- 2

		Addressing Mode/ Instruction Length (bytes) Condition Code
Mnemonic	Deration	#xx: 8/16 Rn @Rn @Carl6, Rn) @Carl/@Rn+ @ aa: 8/16 @Cas, PC) @ @ aa Implied H H A N N o. of States
SHAL.B Rd		$$ \uparrow \uparrow \uparrow 2
SHAR.B Rd		1
SHLL.B Rd		1 0 2 $$ 1 0 1 2
SHLR.B Rd	$\begin{array}{c} B \\ 0 \rightarrow \\ \hline \\ b_7 \\ b_0 \end{array} $	$2 \qquad \qquad0 \ 1 \ 0 \ 1 \ 2$
ROTXL.B Rd	B C+ b ₇ b ₀	2 1 0 1 2
ROTXR.B Rd	B b ₇ b ₀ C	2 \$ \$ 0 \$ 2
ROTL.B Rd		$2 \qquad \uparrow \uparrow 0 \uparrow 2$
ROTR.B Rd] 2 1 0 1 2
BSET #xx:3, Rd	B (#xx:3 of Rd8) \leftarrow 1	22
BSET #xx:3, @Rd	B (#xx:3 of @Rd16) \leftarrow 1	48
BSET #xx:3, @aa:8	B (#xx:3 of @aa:8) \leftarrow 1	48
BSET Rn, Rd	B (Rn8 of Rd8) ← 1	22
BSET Rn, @Rd	B (Rn8 of @Rd16) ← 1	48
BSET Rn, @aa:8	B (Rn8 of @aa:8) ← 1	48
BCLR #xx:3, Rd	B (#xx:3 of Rd8) $\leftarrow 0$	22
BCLR #xx:3, @Rd	B (#xx:3 of @Rd16) \leftarrow 0	48
BCLR #xx:3, @aa:8	B (#xx:3 of @aa:8) $\leftarrow 0$	48
BCLR Rn, Rd	B (Rn8 of Rd8) $\leftarrow 0$	22

Addressing Mode/ Instruction Length (bytes) Condition Code

							_			- , .								-
Mnemonic	Operand Size	Operation	#xx: 8/16	Rn	@Rn	@(d:16, Rn)	@-Rn/@Rn+	@ aa: 8/16	@(d:8, PC)	@ @ aa	Implied	I	н	N	z	v	с	No. of States
BCLR Rn, @Rd	В	(Rn8 of @Rd16) ← 0			4											_		8
BCLR Rn, @aa:8	В	(Rn8 of @aa:8) ← 0						4										8
BNOT #xx:3, Rd	В	(<u>#xx:3 of Rd8</u>) ← (#xx:3 of Rd8)		2				•			-							2
BNOT #xx:3, @Rd	В	(#xx:3 of @Rd16) ← (#xx:3 of @Rd16)			4											·		8
BNOT #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← (#xx:3 of @aa:8)						4										8
BNOT Rn, Rd	В	(<u>Rn8 of Rd8</u>) ← (Rn8 of Rd8)		2														2
BNOT Rn, @Rd	В	(<u>Rn8 of @Rd16</u>) ← (Rn8 of @Rd16)			4										_			8
BNOT Rn, @aa:8	В	(<u>Rn8 of @aa:8)</u> ← (Rn8 of @aa:8)						4										8
BTST #xx:3, Rd	В	$(\overline{\#xx:3 \text{ of } Rd8}) \rightarrow Z$		2											\$			2
BTST #xx:3, @Rd	В	$(\overline{\#xx:3 \text{ of } @ \text{Rd16}}) \rightarrow Z$			4										↕	_		6
BTST #xx:3, @aa:8	В	$(\overline{\#xx:3 \text{ of } @aa:8}) \rightarrow Z$						4							\$			6
BTST Rn, Rd	В	$(\overline{\text{Rn8 of Rd8}}) \rightarrow \text{Z}$		2											\$			2
BTST Rn, @Rd	В	$(\overline{\text{Rn8 of @Rd16}}) \rightarrow \text{Z}$			4										\uparrow			6
BTST Rn, @aa:8	В	$(\overline{\text{Rn8 of } @aa:8}) \rightarrow Z$						4				_			\$			6
BLD #xx:3, Rd	В	(#xx:3 of Rd8) \rightarrow C		2									· —			·	\$	2
BLD #xx:3, @Rd	В	(#xx:3 of @Rd16) \rightarrow C			4												\$	6
BLD #xx:3, @aa:8	В	(#xx:3 of @aa:8) \rightarrow C						4									\$	6
BILD #xx:3, Rd	В	$(\overline{\#xx:3 \text{ of } Rd8}) \to C$		2													\$	2
BILD #xx:3, @Rd	В	$(\overline{\#xx:3 \text{ of } @ \text{Rd16}}) \rightarrow C$			4												1	6
BILD #xx:3, @aa:8	В	$(\overline{\#xx:3 \text{ of } @aa:8}) \rightarrow C$						4									\$	6
BST #xx:3, Rd	В	$C \rightarrow (\#xx:3 \text{ of } Rd8)$		2									-					2
BST #xx:3, @Rd	В	$C \rightarrow$ (#xx:3 of @Rd16)			4													8
BST #xx:3, @aa:8	В	$C \rightarrow (\#xx:3 \text{ of } @aa:8)$						4										8
BIST #xx:3, Rd	В	$C \rightarrow$ (#xx:3 of Rd8)		2														2
BIST #xx:3, @Rd	В	$C \rightarrow (\text{\#xx:3 of } @\text{Rd16})$			4													8
BIST #xx:3, @aa:8	В	$C \rightarrow (\#xx:3 \text{ of } @aa:8)$						4				_			_			8
BAND #xx:3, Rd	В	$C \land (\#xx:3 \text{ of } Rd8) \rightarrow C$		2								_		_	_	_	1	2
BAND #xx:3, @Rd	В	$C {\scriptstyle \wedge} (\#xx:3 \text{ of } @ Rd16) \rightarrow C$			4							_	_	_	_		\$	6
BAND #xx:3, @aa:8	В	$C {\scriptstyle \land} (\#xx:3 \text{ of } @aa:8) \rightarrow C$						4				_		_		_	\$	6

Addressing Mode/ Instruction Length (bytes) Condition Code

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $									 g (,0,		///a					-
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Mnemonic	Operand Size	ation		#xx: 8/16	Rn	@Rn	@(d:16, Rn) ©	@ aa: 8/16 @ (d:8, PC)	@ @ aa	Implied	1	н	N	z	v	с	of
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	BIAND #xx:3, Rd	B C∧(#	x:3 of R	$\overline{d8}) \rightarrow C$		2						_	_	_		_	€	2
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	BIAND #xx:3, @Rd	B C∧(#	x:3 of @	$\overline{\text{Rd16}}$ \rightarrow C			4										\$	6
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	BIAND #xx:3, @aa:8	B C∧(#	x:3 of @						4			_	_	_	_		\$	6
$ \begin{array}{c} \text{BOR #xx:3, @ aa:8} & \text{B} \ \ \ C \ \ (\#x:3 \ of @ aa:8) \to C & 4 & 1 & 6 \\ \text{BIOR #xx:3, @ Rd & \text{B} \ \ C \ (\#x:3 \ of @ aa:8) \to C & 2 & 1 & 2 \\ \text{BIOR #xx:3, @ Rd & \text{B} \ \ C \ (\#x:3 \ of @ aa:8) \to C & 4 & 1 & 6 \\ \text{BIOR #xx:3, @ aa:8} & \text{B} \ \ C \ \ (\#x:3 \ of @ aa:8) \to C & 4 & 1 & 6 \\ \text{BXOR #xx:3, @ aa:8} & \text{B} \ \ C \ \ (\#x:3 \ of @ aa:8) \to C & 4 & 1 & 6 \\ \text{BXOR #xx:3, @ Rd & \text{B} \ \ C \ \ (\#x:3 \ of @ aa:8) \to C & 4 & 1 & 6 \\ \text{BXOR #xx:3, @ aa:8} & \text{B} \ \ C \ \ (\#x:3 \ of @ aa:8) \to C & 4 & 1 & 6 \\ \text{BXOR #xx:3, @ aa:8} & \text{B} \ \ C \ \ (\#x:3 \ of @ aa:8) \to C & 4 & 1 & 6 \\ \text{BXOR #xx:3, @ aa:8} & \text{B} \ \ C \ \ (\#x:3 \ of @ aa:8) \to C & 4 & 1 & 6 \\ \text{BIXOR #xx:3, @ aa:8} & \text{B} \ \ C \ \ (\#x:3 \ of @ aa:8) \to C & 4 & 1 & 6 \\ \text{BIXOR #xx:3, @ aa:8} & \text{B} \ \ C \ \ (\#x:3 \ of @ aa:8) \to C & 4 & 1 & 6 \\ \text{BIXOR #xx:3, @ aa:8} & \text{B} \ \ C \ \ (\#x:3 \ of @ aa:8) \to C & 4 &1 & 6 \\ \text{BIXOR #xx:3, @ aa:8} & \text{B} \ \ C \ \ (\#x:3 \ of @ aa:8) \to C & 4 &1 & 6 \\ \text{BIXOR #xx:3, @ aa:8} & \text{B} \ \ C \ \ (\#x:3 \ of @ aa:8) \to C & 4 &1 & 6 \\ \text{BIXOR #xx:3, @ aa:8} & \text{B} \ \ C \ \ (\#x:3 \ of @ aa:8) \to C & 4 &1 & 6 \\ \text{BIXOR #xx:3, @ aa:8} & \text{B} \ \ C \ \ (\#x:3 \ of @ aa:8) \to C & 4 &$		B C∨(#)	x:3 of R	d8) \rightarrow C		2						_	_	_	_		\$	2
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	BOR #xx:3, @Rd	B C∨(#)	x:3 of @	Rd16) \rightarrow C			4						_	_			\$	6
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	BOR #xx:3, @aa:8	B C∨(#)	x:3 of @	aa:8) → C					4			_	_		_		\$	6
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	BIOR #xx:3, Rd	B C∨(₩	x:3 of R	$\overline{d8}) \rightarrow C$		2											\$	2
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	BIOR #xx:3, @Rd	B C∨(₩	x:3 of @	$Rd16) \rightarrow C$			4						_	_			\uparrow	6
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	BIOR #xx:3, @aa:8	B C∨(₩	x:3 of @	aa:8) \rightarrow C					4			_	_	_	_	·	\$	6
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	BXOR #xx:3, Rd	B C⊕(#	xx:3 of R	d8) \rightarrow C	4	2						_			_		\$	2
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	BXOR #xx:3, @Rd	B C⊕(#	xx:3 of @	Rd16) \rightarrow C			4					_	_				\$	6
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	BXOR #xx:3, @aa:8	B C⊕(#	xx:3 of @	2aa:8) → C					4				_		_		\$	6
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	BIXOR #xx:3, Rd	B C⊕(#	xx:3 of R	$\overline{d8}) \rightarrow C$		2							_				\$	2
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	BIXOR #xx:3, @Rd	B C⊕(#	xx:3 of @	\overline{P} Rd16) \rightarrow C			4					_	_	_			\$	6
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	BIXOR #xx:3, @aa:8	B C⊕(#	xx:3 of @	2aa:8) → C					4			_	_	_	_		\$	6
BHI d:8 - If condition $C \lor Z = 0$ 2 - - - 4 BLS d:8 - is true then $C \lor Z = 1$ 2 - - - 4 BCC d:8 (BHS d:8) - PC \leftarrow PC+d:8 C = 0 2 - - - 4 BCS d:8 (BLO d:8) - else next; C = 1 2 - - - 4 BNE d:8 - else next; C = 1 2 - - - 4 BEQ d:8 - Z = 0 2 - - - 4 BVC d:8 - Z = 1 2 - - - 4 BVS d:8 - V = 0 2 - - - 4 BVL d:8 - N = 0 2 - - - 4 BGE d:8 - N $\oplus V = 0$ 2 - - - 4 BGT d:8 - - - 2 - - - 4 V V I	BRA d:8 (BT d:8)	$- PC \leftarrow$	PC+d:8						2			_	_	_				4
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	BRN d:8 (BF d:8)	— PC ←	PC+2						2			_	_	_				4
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	BHI d:8	— If con	dition	C ∨ Z = 0					2			_	—		_			4
BCS d:8 (BLO d:8)else next; $C = 1$ 2 4 BNE d:8- $Z = 0$ 2 4 BEQ d:8- $Z = 1$ 2 4 BVC d:8- $V = 0$ 2 4 BVS d:8- $V = 1$ 2 4 BPL d:8-N = 0 2 4 BMI d:8-N = 0 2 4 BGE d:8-N = 1 2 4 BLT d:8-N \oplus V = 1 2 4 BGT d:8- $X \oplus V = 0$ 2 4	BLS d:8	— is true	e then	C ∨ Z = 1					2			_	_	_				4
BNE d:8 $ Z = 0$ 2 $ 4$ BEQ d:8 $ Z = 1$ 2 $ 4$ BVC d:8 $ V = 0$ 2 $ 4$ BVS d:8 $ V = 0$ 2 $ 4$ BPL d:8 $ N = 0$ 2 $ 4$ BMI d:8 $ N = 0$ 2 $ 4$ BGE d:8 $ N \oplus V = 0$ 2 $ -$ BLT d:8 $ N \oplus V = 1$ 2 $ 4$ BGT d:8 $ Z \vee (N \oplus V) = 0$ 2 $ 4$	BCC d:8 (BHS d:8)	PC ←	PC+d:8	C = 0					2			_	—	—	_			4
BEQ d:8 $ Z = 1$ 2 4 BVC d:8 $ V = 0$ 2 4 BVS d:8 $ V = 1$ 2 4 BPL d:8 $ N = 0$ 2 4 BMI d:8 $ N = 1$ 2 4 BGE d:8 $ N \oplus V = 0$ 2 4 BLT d:8 $ N \oplus V = 1$ 2 4 BGT d:8 $ Z \vee (N \oplus V) = 0$ 2 4	BCS d:8 (BLO d:8)	— else r	ext;	C = 1					2				—	—			_	- 4
BVC d:8 $ V = 0$ 2 4 BVS d:8 $ V = 1$ 2 4 BPL d:8 $ N = 0$ 2 4 BMI d:8 $ N = 1$ 2 4 BGE d:8 $ N \oplus V = 0$ 2 4 BLT d:8 $ N \oplus V = 1$ 2 4 BGT d:8 $ Z \lor (N \oplus V) = 0$ 2 4	BNE d:8			Z = 0					2			_	_	_	_		_	4
$BVS d:8$ $ V = 1$ 2 $ BPL d:8$ $ N = 0$ 2 $ BMI d:8$ $ N = 1$ 2 $ BGE d:8$ $ N \oplus V = 0$ 2 $ BLT d:8$ $ N \oplus V = 1$ 2 $ BGT d:8$ $ Z \vee (N \oplus V) = 0$ 2 $ -$	BEQ d:8			Z = 1					2			_	_		_	·		4
BPL d:8 BMI d:8 BGE d:8 BLT d:8 BGT d:8 Z v (N⊕V) = 0 2 Z v (N⊕V) = 0 2	BVC d:8	_		V = 0					2				_	_				- 4
BMI d:8 N = 1 2 4 BGE d:8 $N \oplus V = 0$ 2 4 BLT d:8 $N \oplus V = 1$ 2 4 BGT d:8 $Z \lor (N \oplus V) = 0$ 2 4	BVS d:8			V = 1					 2			_	_	_	_			4
BGE d:8 BLT d:8 BGT d:8 Z $\vee (N \oplus V) = 0$ 2 BGT d:8	BPL d:8			N = 0					2			_	_		_			4
BLT d:8 N \oplus V = 1 2 4 BGT d:8 $Z \lor (N \oplus V) = 0$ 2 4	BMI d:8	_		N = 1					2			_	_	_	_			4
BGT d:8 — Z \vee (N \oplus V) = 0 2 — — 4	BGE d:8			N⊕V = 0					2			_	_	_	_			4
	BLT d:8			N⊕V = 1					2			_	_	_	_		_	4
BLE d:8 — $Z \lor (N \oplus V) = 1$ 2 — — 4	BGT d:8			$Z \lor (N \oplus V) =$	0				2				_	_				4
	BLE d:8	_		Z ∨ (N⊕V) =	1				2				—	—		· —		- 4

						Le		Instruction Length (bytes) Condition									_
Mnemonic	o Deration	#xx: 8/16	Rn	@Rn	@(d:16, Rn)	@-Rn/@Rn+	@aa: 8/16	@(d:8, PC)	@ @ aa	Implied	I	н	N	z	v	с	No. of States
JMP @Rn	— PC ← Rn16			2							_						4
JMP @aa:16	- PC \leftarrow aa:16						4										6
JMP @@aa:8	— PC ← @aa:8								2					_			8
BSR d:8	$ \begin{array}{c} & SP-2 \rightarrow SP \\ PC \rightarrow @SP \\ PC \leftarrow PC+d:8 \end{array} $							2									- 6
JSR @Rn	$\begin{array}{c} -\!\!\!\!-\!\!\!\!-\!\!\!\!\!\!\!\!\!\!-\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!$			2													6
JSR @aa:16	$\begin{array}{c} -\!\!\!\!-\!\!\!\!-\!\!\!\!\!\!\!\!\!-\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!$						4										8
JSR @@aa:8	$\begin{array}{l} SP-2 \to SP \\ PC \to @ SP \\ PC \leftarrow @ aa:8 \end{array}$								2								- 8
RTS	$ \begin{array}{c} - PC \leftarrow @SP \\ SP+2 \rightarrow SP \end{array} $									2				_			8
RTE	$\begin{array}{l}\operatorname{CCR} \leftarrow @\operatorname{SP} \\ \operatorname{SP+2} \rightarrow \operatorname{SP} \\ \operatorname{PC} \leftarrow @\operatorname{SP} \\ \operatorname{SP+2} \rightarrow \operatorname{SP} \end{array}$									2	\$	\$	\$	\$	\$	\$	10
SLEEP	 Transit to sleep mode. 									2					_		- 2
LDC #xx:8, CCR	B $\#xx:8 \rightarrow CCR$	2									¢	\$	\$	\$	¢	¢	2
LDC Rs, CCR	B Rs8 \rightarrow CCR		2								\$	\$	\$	\$	\$	\$	2
STC CCR, Rd	B CCR \rightarrow Rd8		2														2
ANDC #xx:8, CCR	B CCR \wedge #xx:8 \rightarrow CCR	2									\$	\$	¢	\$	¢	¢	2
ORC #xx:8, CCR	B CCR \lor #xx:8 \rightarrow CCR	2									\uparrow	\uparrow	\$	\uparrow	\updownarrow		2
XORC #xx:8, CCR	B CCR \oplus #xx:8 \rightarrow CCR	2									¢	\$	\$	\$	¢	¢	2
NOP	$- PC \leftarrow PC+2$									2							2
EEPMOV										4							- (4)

Addressing Mode/

- Notes: (1) Set to 1 when there is a carry or borrow from bit 11; otherwise cleared to 0.
 - (2) If the result is zero, the previous value of the flag is retained; otherwise the flag is cleared to 0.
 - (3) Set to 1 if decimal adjustment produces a carry; otherwise retains value prior to arithmetic operation.
 - (4) The number of states required for execution is 4n + 9 (n = value of R4L).
 - (5) Set to 1 if the divisor is negative; otherwise cleared to 0.
 - (6) Set to 1 if the divisor is zero; otherwise cleared to 0.

A.2 Operation Code Map

Table A-2 is an operation code map. It shows the operation codes contained in the first byte of the instruction code (bits 15 to 8 of the first instruction word).

Instruction when first bit of byte 2 (bit 7 of first instruction word) is 0. Instruction when first bit of byte 2 (bit 7 of first instruction word) is 1.

ш	DAA	DAS			BLE			su								
ш	ADDX	SUBX			BGT	JSR		n instructio								
0	70	ē.			BLT			Bit-manipulation instructions								
U	MOV	CMP			BGE		* NOM	Bit-r								
в	ADDS	SUBS			BMI		W	EEPMOV								
A	INC	DEC			BPL	AML										
თ	ADD	SUB			BVS			MOV								
œ	AD	ร		2	BVC				ADD	ADDX	CMP	SUBX	OR	XOR	AND	MOV
7	ГРС	NOT NEG		MOV	BEQ		BST BIST	BLD		AD	CN	SU	0	X	A	W
و	ANDC	AND			BNE	RTE		OR BAND BIXOR BIAND								
ى	XORC	XOR			BCS	BSR										
4	ORC	OR			BCC	RTS		BOR BIOR								
e	LDC	ROTXR			BLS											
2	STC	ROTXL			BHI			BCLK								
-	SLEEP	SHLR I SHAR			BRN	סועצח	E.	BNOI								
0	NOP	SHLL			BRA	MULXU		BSEI								
High Low	0	-	7	e	4	5	ى	7	ø	თ	A	В	U	D	ш	Ŀ

Note: * The PUSH and POP instructions are identical in machine language to MOV instructions.

Table A-2 Operation Code Map

A.3 Number of Execution States

The tables here can be used to calculate the number of states required for instruction execution. Table A-4 indicates the number of states required for each cycle (instruction fetch, read/write, etc.), and table A-3 indicates the number of cycles of each type occurring in each instruction. The total number of states required for execution of an instruction can be calculated from these two tables as follows:

Execution states = $I \times S_I + J \times S_J + K \times S_K + L \times S_L + M \times S_M + N \times S_N$

Examples: When instruction is fetched from on-chip ROM, and an on-chip RAM is accessed.

BSET #0, @FF00 From table A-4: I = L = 2, J = K = M = N = 0From table A-3: $S_I = 2$, $S_L = 2$ Number of states required for execution $= 2 \times 2 + 2 \times 2 = 8$ When instruction is fetched from on-chip ROM, branch address is read from on-chip ROM, and on-chip RAM is used for stack area.

JSR @@ 30 From table A-4: I = 2, J = K = 1, L = M = N = 0From table A-3: $S_I = S_J = S_K = 2$ Number of states required for execution $= 2 \times 2 + 1 \times 2 + 1 \times 2 = 8$

Table A-3 Number of Cycles in Each Instruction

Execution Status		Access Location			
(instruction cycle)		On-Chip Memory	On-Chip Peripheral Module		
Instruction fetch	Sı	2	_		
Branch address read	SJ				
Stack operation	Sκ				
Byte data access	SL		2 or 3*		
Word data access	S _M		_		
Internal operation	S _N	1	1		

Note: * Depends on which on-chip module is accessed. See 2.9.1, Notes on Data Access for details.

Instruc- tion	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
ADD	ADD.B #xx:8, Rd	1					
	ADD.B Rs, Rd	1					
	ADD.W Rs, Rd	1					
ADDS	ADDS.W #1, Rd	1					
	ADDS.W #2, Rd	1					
ADDX	ADDX.B #xx:8, Rd	1					
	ADDX.B Rs, Rd	1					
AND	AND.B #xx:8, Rd	1					
	AND.B Rs, Rd	1					
ANDC	ANDC #xx:8, CCR	1			**		
BAND	BAND #xx:3, Rd	1					
	BAND #xx:3, @Rd	2			1		
	BAND #xx:3, @aa:8	2			1		
Bcc	BRA d:8 (BT d:8)	2					
	BRN d:8 (BF d:8)	2					
	BHI d:8	2					
	BLS d:8	2					
	BCC d:8 (BHS d:8)	2					
	BCS d:8 (BLO d:8)	2					
	BNE d:8	2					
	BEQ d:8	2					
	BVC d:8	2					
	BVS d:8	2					
	BPL d:8	2					
	BMI d:8	2					
	BGE d:8	2					
	BLT d:8	2					
	BGT d:8	2					
	BLE d:8	2					
BCLR	BCLR #xx:3, Rd	1					
	BCLR #xx:3, @Rd	2			2		
	BCLR #xx:3, @aa: 8	2			2		
	BCLR Rn, Rd	1					
	BCLR Rn, @Rd	2			2		
	BCLR Rn, @aa:8	2			2		

Table A-4Number of Cycles in Each Instruction

Instruc- tion	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K		Word Data Access M	Internal Operation N
BIAND	BIAND #xx:3, Rd	1					
	BIAND #xx:3, @Rd	2			1		
	BIAND #xx:3, @aa:8	2			1		
BILD	BILD #xx:3, Rd	1					
	BILD #xx:3, @Rd	2			1		
	BILD #xx:3, @aa:8	2			1		
BIOR	BIOR #xx:3, Rd	1					
	BIOR #xx:3, @Rd	2			1		
	BIOR #xx:3, @aa:8	2			1		
BIST	BIST #xx:3, Rd	1					
	BIST #xx:3, @Rd	2			2		
	BIST #xx:3, @aa:8	2			2		
BIXOR	BIXOR #xx:3, Rd	1					
	BIXOR #xx:3, @Rd	2			1		
	BIXOR #xx:3, @aa:8	2			1		
BLD	BLD #xx:3, Rd	1					
	BLD #xx:3, @Rd	2			1		
	BLD #xx:3, @aa:8	2			1		
BNOT	BNOT #xx:3, Rd	1					
	BNOT #xx:3, @Rd	2			2		
	BNOT #xx:3, @aa:8	2			2		
	BNOT Rn, Rd	1					
	BNOT Rn, @Rd	2			2		
	BNOT Rn, @aa:8	2			2		
BOR	BOR #xx:3, Rd	1					
	BOR #xx:3, @Rd	2			1		
	BOR #xx:3, @aa:8	2			1		
BSET	BSET #xx:3, Rd	1					
	BSET #xx:3, @Rd	2			2		
	BSET #xx:3, @aa:8	2			2		
	BSET Rn, Rd	1					
	BSET Rn, @Rd	2			2		
	BSET Rn, @aa:8	2			2		
BSR	BSR d:8	2		1			
BST	BST #xx:3, Rd	1					
	BST #xx:3, @Rd	2			2		
	BST #xx:3, @aa:8	2			2		
-							

Instruc- tion	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K		Word Data Access M	Internal Operation N
BTST	BTST #xx:3, Rd	1					
	BTST #xx:3, @Rd	2			1		
	BTST #xx:3, @aa:8	2			1		
	BTST Rn, Rd	1					
	BTST Rn, @Rd	2			1		
	BTST Rn, @aa:8	2			1		
BXOR	BXOR #xx:3, Rd	1					
	BXOR #xx:3, @Rd	2			1		
	BXOR #xx:3, @aa:8	2			1		
CMP	CMP. B #xx:8, Rd	1					
	CMP. B Rs, Rd	1					
	CMP.W Rs, Rd	1					
DAA	DAA.B Rd	1					
DAS	DAS.B Rd	1			4		
DEC	DEC.B Rd	1					
DIVXU	DIVXU.B Rs, Rd	1					12
EEPMOV	EEPMOV	2			2n+2*		1
INC	INC.B Rd	1					
JMP	JMP @Rn	2					
	JMP @aa:16	2					2
	JMP @@aa:8	2	1				2
JSR	JSR @Rn	2		1			
	JSR @aa:16	2		1			2
	JSR @@aa:8	2	1	1			
LDC	LDC #xx:8, CCR	1					
	LDC Rs, CCR	1					
MOV	MOV.B #xx:8, Rd	1					
	MOV.B Rs, Rd	1					
	MOV.B @Rs, Rd	1			1		
	MOV.B @(d:16, Rs), Rd	2			1		
	MOV.B @Rs+, Rd	1			1		2
	MOV.B @aa:8, Rd	1			1		
	MOV.B @aa:16, Rd	2			1		
	MOV.B Rs, @Rd	1			1		

Note: * n: Initial value in R4L. The source and destination operands are accessed n + 1 times each.

Instruc- tion	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K		Word Data Access M	Internal Operation N
MOV	MOV.B Rs, @(d:16, Rd)	2			1		
	MOV.B Rs, @-Rd	1			1		2
	MOV.B Rs, @aa:8	1			1		
	MOV.B Rs, @aa:16	2			1		
	MOV.W #xx:16, Rd	2					
	MOV.W Rs, Rd	1					
	MOV.W @Rs, Rd	1				1	
	MOV.W @(d:16, Rs), Rd	2				1	
	MOV.W @Rs+, Rd	1				1	2
	MOV.W @aa:16, Rd	2				1	
	MOV.W Rs, @Rd	1				1	
	MOV.W Rs, @(d:16, Rd)	2				1	
	MOV.W Rs, @-Rd	1				1	2
	MOV.W Rs, @aa:16	2				1	
MULXU	MULXU.B Rs, Rd	1					12
NEG	NEG.B Rd	1				1	
NOP	NOP	1					
NOT	NOT.B Rd	1					
OR	OR.B #xx:8, Rd	1					
	OR.B Rs, Rd	1					
ORC	ORC #xx:8, CCR	1					
ROTL	ROTL.B Rd	1					
ROTR	ROTR.B Rd	1					
ROTXL	ROTXL.B Rd	1					
ROTXR	ROTXR.B Rd	1					
RTE	RTE	2		2			2
RTS	RTS	2		1			2
SHAL	SHAL.B Rd	1					
SHAR	SHAR.B Rd	1					
SHLL	SHLL.B Rd	1					
SHLR	SHLR.B Rd	1					
SLEEP	SLEEP	1					
STC	STC CCR, Rd	1					
		-					

Instruc- tion	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
SUB	SUB.B Rs, Rd	1					
	SUB.W Rs, Rd	1					
SUB	SUB.B Rs, Rd	1					
	SUB.W Rs, Rd	1					
SUBS	SUBS.W #1, Rd	1					
	SUBS.W #2, Rd	1					
POP	POP Rd	1		1			2
PUSH	PUSH Rs	1		1			2
SUBX	SUBX.B #xx:8, Rd	1					
	SUBX.B Rs, Rd	1					
XOR	XOR.B #xx:8, Rd	1					
	XOR.B Rs, Rd	1					
XORC	XORC #xx:8, CCR	1					

Appendix B Internal I/O Registers

B.1 Addresses


Lower	Register	Bit Name	S							Module
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Name
H'90	WEGR	WKEGS7	WKEGS6	WKEGS5	WKEGS4	WKEGS3	WKEGS2	WKEGS1	WKEGS0	System control
H'91	SPCR	_	_	SPC32	SPC31	SCINV3	SCINV2	SCINV1	SCINV0	SCI
H'92	CWOSR	_	_	_	_	_	_	_	CWOS	Timer A
H'93										
H'94										
H'95										
H'96										
H'97										
H'98	SMR31	COM31	CHR31	PE31	PM31	STOP31	MP31	CKS311	CKS310	SCI31
H'99	BRR31	BRR317	BRR316	BRR315	BRR314	BRR313	BRR312	BRR311	BRR310	
H'9A	SCR31	TIE31	RIE31	TE31	RE31	MPIE31	TEIE31	CKE31	CKE310	
H'9B	TDR31	TDR317	TDR316	TDR315	TDR314	TDR313	TDR312	TDR311	TDR310	
H'9C	SSR31	TDRE31	RDRF31	OER31	FER31	PER31	TEND31	MPBR31	MPBT31	
H'9D	RDR31	RDR317	RDR316	RDR315	RDR314	RDR313	RDR312	RDR311	RDR310	•
H'9E										
H'9F										
H'A0	SCR1	SNC1	SNC0	MRKON	LTCH	CKS3	CKS2	CKS1	CKS0	SCI1
H'A1	SCSR1	_	SOL	ORER	_	_	_	MTRF	STF	
H'A2	SDRU	SDRU7	SDRU6	SDRU5	SDRU4	SDRU3	SDRU2	SDRU1	SDRU0	
H'A3	SDRL	SDRL7	SDRL6	SDRL5	SDRL4	SDRL3	SDRL2	SDRL1	SDRL0	
H'A4										
H'A5										
H'A6										
H'A7										
H'A8	SMR32	COM32	CHR32	PE32	PM32	STOP32	MP32	CKS321	CKS320	SCI32
H'A9	BRR32	BRR327	BRR326	BRR325	BRR324	BR323	BRR322	BRR321	BRR320	
H'AA	SCR32	TIE32	RIE32	TE32	RE32	MPIE32	TEIE32	CKE321	CKE320	•
H'AB	TDR32	TDR327	TDR326	TDR325	TDR324	TDR323	TDR322	TDR321	TDR320	
H'AC	SSR32	TDRE32	RDRF32	OER32	FER32	PER32	TEND32	MPBR32	MPBT32	
H'AD	RDR32	RDR327	RDR326	RDR325	RDR324	RDR323	RDR322	RDR321	RDR320	
H'AE										
H'AF										
H'B0	TMA	TMA7	TMA6	TMA5	_	TMA3	TMA2	TMA1	TMA0	Timer A
H'B1	TCA	TCA7	TCA6	TCA5	TCA4	TCA3	TCA2	TCA1	TCA0	

Lower	Register	Bit Name	s							Module
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Name
H'B2	TCSRW	B6WI	TCWE	B4WI	TCSRWE	B2WI	WDON	BOW1	WRST	Watchdog
H'B3	TCW	TCW7	TCW6	TCW5	TCW4	TCW3	TCW2	TCW1	TCWO	timer
H'B4	ТМС	TMC7	TMC6	TMC5		_	TMC2	TMC1	TMC0	Timer C
H'B5	TCC/ TLC	TCC/ TLC7	TCC6/ TLC6	TCC5/ TLC5	TCC4/ TLC4	TCC3/ TLC3	TCC2/ TLC2	TCC1/ TLC1	TCC0/ TLC0	-
H'B6	TCRF	TOLH	CKSH2	CKSH1	CKSH0	TOLL	CKSL2	CKSL1	CKSL0	Timer F
H'B7	TCSRF	OVFH	CMFH	OVIEH	CCLRH	OVFL	CMFL	OVIEL	CCLRL	_
H'B8	TCFH	TCFH7	TCFH6	TCFH5	TCFH4	TCFH3	TCFH2	TCFH1	TCFH0	_
H'B9	TCFL	TCFL7	TCFL6	TCFL5	TCFL4	TCFL3	TCFL2	TCFL1	TCFL0	_
H'BA	OCRFH	OCRFH7	OCRFH6	OCRFH5	OCRFH4	OCRFH3	OCRFH2	OCRFH1	OCRFH0	_
H'BB	OCRFL	OCRFL7	OCRFL6	OCRFL5	OCRFL4	OCRFL3	OCRFL2	OCRFL1	OCRFL0	-
H'BC	TMG	OVFH	OVFL	OVIE	IIEGS	CCLR1	CCLR0	CKS1	CKS0	Timer G
H'BD	ICRGF	ICRGF7	ICRGF6	ICRGF5	ICRGF4	ICRGF3	ICRGF2	ICRGF1	ICRGFO	
H'BE	ICRGR	ICRGR7	ICRGR6	ICRGR5	ICRGR4	ICRGR3	ICRGR2	ICRGR1	ICRGRO	_
H'BF										-
H'C0										
H'C1										-
H'C2										-
H'C3										-
H'C4	ADRRH	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	A/D
H'C5	ADRRL	ADR1	ADR0	_	_	_	_	_	_	converter
H'C6	AMR	CKS	TRGE	_	_	CH3	CH2	CH1	CH0	-
H'C7	ADSR	ADSF	_	_	_	_	_	_	_	-
H'C8	PMR1	IRQ3	IRQ2	IRQ1	IRQ4	TMIG	TMOFH	TMOFL	TMOW	I/O port
H'C9	PMR2	_	_	POF1	_	_	SO1	SI1	SCK1	-
H'CA	PMR3	_	_	WDCKS	NCS	IRQ0	RESO	UD	_	-
H'CB	PMR4	NMOD7	NMOD6	NMOD5	NMOD4	NMOD3	NMOD2	NMOD1	NMOD0	-
H'CC	PMR5	WKP7	WKP6	WKP5	WKP4	WKP3	WKP2	WKP1	WKP0	=
H'CD										-
H'CE										-
H'CF										-
H'D0										
H'D1										-
H'D2										-
H'D3										-
H'D4	PDR1	P1,	P1 ₆	P1₅	P1 ₄	P1 ₃	P1 ₂	P1,	P1 ₀	I/O Port
H'D5	PDR2				P2 ₄	P2 ₃	P2 ₂	P21	P2 ₀	-
H'D6	PDR3	P3,	P3 ₆	P3 ₅	P3₄	P3 ₃	P3 ₂	P3,	P3,	-
H'D7	PDR4				_	P4 ₃	P4,	P4,	P4,	-

Module
Name
I/O Port
_
_
_
_
I/O Port
_
_
_
_
_
System
control
_
_
_
_
P
_
_
_
_
_


Legend SCI: Serial Communication Interface

B.2 Functions




*: Don't care

WEGR—Wakeup Edge Select Register



0	Function as P4 ₂ I/O pin
1	Function as TXD ₃₂ output pin

CWOSR—Subclock Output Select Register



SMR31—Serial mode register 31

Bit	7	6	5	4	3	2	1	0
	COM3	1 CHR31	PE31	PM31	STOP31	MP31	CKS311	CKS310
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Read/Write	R/W	Chara 0 8	Parity 0 Pa	Parity Parity 0 Ev 1 0 enable arity bit ad arity bit ad h bit data	Mul 0 1 5top bit le 0 1 stop 1 2 stop mode ven parity dd parity	Clock s 0 0 0 1 1 0 1 1 tiprocess Multiproc function c Multiproc function c multiproc function c	select ø clock øw/2 cloc ø/16 cloc ø/64 cloc or mode essor com disabled essor com enabled	k/øw clock
	Com	municatior						
		Asynchrono						
		Synchronol						

1 Synchronous mode

H'99

SCI31

Bit	7	6	5	4	3	2	1	0
	BRR317	BRR316	BRR315	BRR314	BRR313	BRR312	BRR311	BRR310
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

Serial transmit/receive bit rate setting

SCR31—Serial control register 31

it	7	e	5 5	4	3	2	1	0
	TIE31	RIE	31 TE31	RE3	1 MPIE31	TEIE31	CKE311	CKE310
nitial value	0	(0	0	0	0	0
	-	-	-	-	-	-	•	-
lead/Write	R/W	R/	W <u>R/W</u>	R/W	<u></u>	R/W	R/W	R/W
	Clock e	enable -						
	Bit 1	Bit 0			Description			
		CKE310		Node	Clock Source		Pin Function	
	0	0	Asynchronous Synchronous		Internal clock	I/O po Serial	clock output	
	0	1	Asynchronous		Internal clock		output	
			Synchronous		Reserved (Do			on)
	1	0	Asynchronous		External clock	Clock		
	1	1	Synchronous Asynchronous		External clock Reserved (Do	clock input	n)	
			Synchronous					
				1				
			rupt enable		1I			
			interrupt request (7 interrupt request (7	,				
	Itiprocesso							
	1		terrupt request disa	blod (por		ration)		
	[Clearing	g conditio	ns]	,	·	,		
			eived in which the i		essor bit is set to	1		
			terrupt request ena rupt request (RXI),		rror interrunt rea	uest (ERI) a	nd setting of t	he
			OER flags in the s					
		processo	or bit set to 1 is reco	eived.				
Receiv	/e enable							
0 1	Receive ope	eration di	sabled (RXD pin is	I/O port)				
	Receive ope	eration er	nabled (RXD pin is	receive d	lata pin)			
Transmit	enable							
0 Tran	smit operati	ion disab	led (TXD pin is trar	nsmit data	a pin)			
1 Tran	smit operati	ion enabl	ed (TXD pin is tran	smit data	ı pin)			
Receive inter	rupt enable	,						
	-		quest (RXI) and re	ceive erro	or interrupt reque	est (ERI) disa	bled	
1 Receive	data full int	errupt re	quest (RXI) and re	ceive erro	or interrupt reque	est (ERI) ena	bled	
Fransmit interrup	pt enable							
			quest (TXI) disable					
1 Transmit da	ata empty in	terrupt re	quest (TXI) enable	ed				

Bit	7	6	5	4	3	2	1	0
	TDR317	TDR316	TDR315	TDR314	TDR313	TDR312	TDR311	TDR310
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

Data for transfer to TSR

SSR31—Serial status register31

Bit	7	6	5	4	3	2	1	0				
	TDRE31	RDRF31	OER31	FER31	PER31	TEND31	MPBR31	MPBT31				
Initial value	1	0	0	0	0	1	0	0				
Read/Write	R/(W)*	R/(W)*	R/(W) [*]	R/(W)*	R/(W)*	R	R	R/W				
T	Multiproc 0 A 1 A Multiprocess 0 0 Data in 1 Transmis [Clearing 1 Transmis [Setting c Perform Reception in [Clearing corr A parity error	cessor bit trar 0 multiprocess 1 multiprocess or bit receive n which the mult n which the mult sion in progress conditions] • • • • • • • • • • • • • • • • • • •	nsfer or bit is transmi or bit is transmi tiprocessor bit tiprocessor bit tiprocessor bit After reading T When data is w When bit TE in When bit TE In When bit TDRI mpleted normal eading PER31 during receptior he number of 1	itted itted is 0 has been r is 1 has been r DRE31 = 1, cle rritten to TDR3 serial control r E31 is set to 1 1 ly = 1, cleared by bits in the rece	eceived eceived eceived ared by writing 1 by an instruct egister 31 (SCI when the last b writing 0 to PE pive data plus p	0 to TDRE ion R31) is cleared it of a transmit of R31 arity bit does n	to 0 character is ser	t				
Framing				ty mode bit (Pi	/31) in the seria	ai mode registe	r (SMR31)					
	eception in prog			cleared by writ	ing 0 to FER31							
	framing error h Setting condition	s] When the s			ve data is check	ed for a value	of 1 at completi	on of				
Overrun erro	or otion in progres	s or completed										
[Clear	ring conditions]	After reading C		ared by writing	0 to OER31							
	errun error has ng conditions] \			is completed w	vith RDRF31 se	t to 1						
Receive data re	gister full											
	0 There is no receive data in RDR31 [Clearing conditions] • After reading RDRF31 = 1, cleared by writing 0 to RDRF31 • When RDR31 data is read by an instruction											
	eceive data in F onditions] Whe		ds normally and	I receive data is	s transferred fro	om RSR31 to R	DR31					
Transmit data regis												
	a written in TDR aditions] • After • Whe		31 = 1, cleared	by writing 0 to	TDRE31							
	a has not been litions] • Whe • Whe		al control registe	er 31 (SCR31)		n transferred to	TSR31					

Note: * Only a write of 0 for flag clearing is possible.

RDR31—Receive data register 31

H'F9D

SCI31

Bit	7	6	5	4	3	2	1	0
	RDR317	RDR316	RDR315	RDR314	RDR313	RDR312	RDR311	RDR310
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

Serial receive data

SCR1—Serial control register 1


H'A0

Bit	7	-	6	5	4		3	2	1	0
	SNC1	SI	NC0	MRKON	I LTC	н	CKS3	CKS2	CKS1	CKS0
Initial value	0	1	0	0	0		0	0	0	0
Read/Write	R/W	R	./W	R/W	R/\	V	R/W	R/W	R/W	R/W
					Clock s	select	2 to 0			
								Prescale		Clock Cycle
					Bit 2	Bit 1	Bit 0	Division	Clo	ck Cycle
					CKS2	CKS1	CKS0	Ratio		2.5 MHz
					0	0	0	ø/1024	409.6	•
					0	0	1	ø/256	102.4	•
					0	1	0	ø/64	25.6 µ	
					0	1	1	ø/32	12.8 µ	
					1	0	0	ø/16	6.4 μs	
					1	0	1	ø/8	3.2 μs	
					1	1	0	ø/4	1.6 μs	
					1	1	1	ø _W /4	50 μs	or 104.2 μs
					k sour					
								ler S, SCK	-	
				1	Clock se	ource i	s externa	al clock, S	CK ₁ is inp	out
				LATCH	TAIL s	elect				
					LD TAIL		put			
					СН ТА		-			
			 Tail	mark co	ntrol					
					mark is not output (synchr		(svnchro	onous mod	le)	
					il mark is output (SSB mode				,	
	-				·					
				node sel		da				
	0	0		synchror						
	1	1		t synchro			de			

1 0 Continuous clock output mode

1 Reserved

SCSR1—Serial control status register 1




	Write	Changes SO ₁ output to low level
1	Read	SO ₁ output level is high
	Write	Changes SO ₁ output to high level

Note: * Only a write of 0 for flag clearing is possible.

SDRU—Serial	data regis	ster U				H'A2		SCI1
Bit	7	6	5	4	3	2	1	0
	SDRU7	SDRU6	SDRU5	SDRU4	SDRU3	SDRU2	SDRU1	SDRU0
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			8-bit trar	r transmit nsfer mode ansfer mod	e: Not u	sed		ta storage er
SDRL—Serial	data regis	ter L				H'A3		SCI1
Bit	7	6	5	4	3	2	1	0
	SDRL7	SDRL6	SDRL5	SDRL4	SDRL3	SDRL2	SDRL1	SDRL0
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Used for transmit data setting and receive data storage 8-bit transfer mode: Data register

16-bit transfer mode: Lower 8 bits of data register



H'A9

SCI32

Bit	7	6	5	4	3	2	1	0
	BRR327	BRR326	BRR325	BRR324	BRR323	BRR322	BRR321	BRR3120
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

Serial transmit/receive bit rate setting

SCR32—Serial control register 32

Bit			7	6	5	5	4	3	3	2	1	0
			TIE32	RIE	32	TE32	RE32	2 MPI	E32	TEIE32	CKE321	CKE320
Initial valu	е		0	C)	0	0	(0	0	0	0
Read/Writ	е		R/W	R/	W	R/W	R/W	R/	/W	R/W	R/W	R/W
		_						_				
			Clock e	nable -]
			Bit 1	Bit 0				Descrip		0.01/	D D	
			CKE321	CKE320 0		munication M Antonous	Node	Clock So Internal of			Pin Function	
				0		chronous		Internal			clock output	
			0	1		chronous		Internal			output	
					Sync	chronous		Reserve	d (Do i	not specify th	nis combinatio	on)
			1	0		nchronous		External		Clock		
				4		chronous		External			clock input	(m)
			1	1		chronous					nis combination	,
					Cync			11000110				,,,,
		Tra	insmit e	nd inter	rupt er	nable						
		0	Trans	smit end	interru	pt request (TEI) disab	led				
		1	Trans	smit end	interru	pt request (1	TEI) enab	led				
	Mu	ıltip	rocesso	or interru	ıpt ena	ıble						
	0	1	Clearing	conditio	ns]	request disa	,			,		
	-					n which the		essor bit is	set to	1		
	1					request ena		rror interru	int real	uest (FRI) a	nd setting of t	he
											d until data w	
		t	he multi	processo	or bit se	et to 1 is rec	eived.	-				
F	Recei	ve e	nable									
	0	Rec	eive ope	eration di	sabled	(RXD pin is	s I/O port)					
	1	Rec	eive ope	eration er	nabled	(RXD pin is	receive d	ata pin)				
Trans	smit	enał	ble									
0	Trar	nsmi	t operati	on disab	led (TX	(D pin is trar	nsmit data	ı pin)				
1	Trar	nsmi	t operati	on enabl	ed (TX	D pin is tran	nsmit data	pin)				
Receive	inter	rup	t enable	•								
0 Re	eceive	e dat	ta full int	errupt re	quest (RXI) and re	ceive erro	r interrupt	reque	est (ERI) disa	abled	
1 Re	eceive	e dat	ta full int	errupt re	quest (RXI) and re	ceive erro	r interrupt	reque	est (ERI) ena	bled	
Transmit in	terru	pt e	nable									
						(TXI) disable						
1 Trans	mit da	ata e	empty in	terrupt re	equest	(TXI) enable	ed					

H'AB

SCI32

Bit	7	6	5	4	3	2	1	0
	TDR327	TDR326	TDR325	TDR324	TDR323	TDR322	TDR321	TDR320
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

Data for transfer to TSR

SSR32—Serial status register 32

Bit	7	6	5	4	3	2	1	0
	TDRE32	RDRF32	OER32	FER32	PER32	TEND32	MPBR32	MPBT32
Initial value	1	0	0	0	0	1	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/W
T	Multipro 0 A 1 A Multiprocess 0 0 Data in 1 Data in 1 Data in Clearing Clearing 1 Transmis [Setting c y error Reception in [Clearing con A parity error A parity error	cessor bit tran 0 multiprocesso 1 multiprocesso or bit receive n which the multiprocesso or bit receive n which the multiprocesso conditions] • sion ended onditions] • progress or corr ditions] After re- has occurred di	nsfer or bit is transmi or bit is transmi tiprocessor bit tiprocessor b	ttted is 0 has been r is 1 has been r DRE32 = 1, cle DRE32 = 1, cle rritten to TDR32 serial control r =32 is set to 1 v y = 1, cleared by v bits in the rece	ared by writing 2 by an instruct egister 32 (SCI when the last bi writing 0 to PE	0 to TDRE32 ion R32) is cleared it of a transmit of R32	to 0 character is ser	
Framing	error eception in proc	ress or comple	ted normally					
[C	Clearing condition	ns] After readi	ng FER32 = 1,	cleared by writ	ing 0 to FER32			
	framing error h Setting condition	s] When the s			e data is check	ed for a value	of 1 at completi	on of
Overrun erro								
	ption in progres ring conditions])ER32 = 1, clea	ared by writing	0 to OER32			
	errun error has			is completed w	ith RDRE32 se	t to 1		
Receive data re						· ·- ·]		
	no receive data conditions] • A • V) to RDRF32			
	eceive data in F onditions] Whe		is normally and	I receive data is	transferred fro	om RSR32 to R	DR32	
Transmit data regis								
	a written in TDR aditions] • After • Whe		32 = 1, cleared	by writing 0 to	TDRE32			
	a has not been litions] • Whe • Whe		rial control regi	ster 32 (SCR32			TSR32	

Note: * Only a write of 0 for flag clearing is possible.

RDR32—Receive data register 32

H'AD

SCI32

Bit	7	6	5	4	3	2	1	0
	RDR327	RDR326	RDR325	RDR324	RDR323	RDR322	RDR321	RDR320
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

Serial receive data

H'B0

Timer A

Bit	7	6	5	4	3	2	1	0
	TMA7	TMA6	TMA5	—	ТМАЗ	TMA2	TMA1	TMA0
Initial value	0	0	0	1	0	0	0	0
Read/Write	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W

0 1 1

1 0 0

1 0 1

1

Note: *

0 1 1 1 1

Clock output select* Internal clock select

u	ipui seleci		interna		361661				
)	ø/32		-	-	-	-		r and Divider Ratio	
1	ø/16		TMA3	TMA2	TMA1	TMA0	or Overfl	ow Period	Function
0	ø/8		0	0	0	0	PSS	ø/8192	Interval
1	ø/4		0	0	0	1	PSS	ø/4096	timer
C	ø _W /32		0	0	1	0	PSS	ø/2048	
1	ø _W /16		0	0	1	1	PSS	ø/512	
5	ø _W /8		0	1	0	0	PSS	ø/256	
1	ø _W /4		0	1	0	1	PSS	ø/128	
,	/alues whe	n	0	1	1	0	PSS	ø/32	
	bit CWOS =		0	1	1	1	PSS	ø/8	
	n CWOSR.		1	0	0	0	PSW	ø _W /32768	Time
	When bit		1	0	0	1	PSW	ø _W /16384	base
	CWOS = 1, øw is output		1	0	1	0	PSW	ø _W /8192	(overflow period)
	egardless of		1	0	1	1	PSW	ø _W /1024	ponody
	he value of		1	1	0	0	PSW and	d TCA are reset	1
	oits TMA7 to FMA5.	0	1	1	0	1			
	1101/10.		1	1	1	0			
			1	1	1	1			

TCA—Timer counter A


H'B1

Timer A

Bit	7	6	5	4	3	2	1	0
	TCA7	TCA6	TCA5	TCA4	TCA3	TCA2	TCA1	TCA0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

Count value

TCSRW—Timer control/status register W



1 Bit 6 is write-protected

Note: * Write is permitted only under certain conditions.

TCW—Timer counter W

Bit	7	6	5	4	3	2	1	0
	TCW7	TCW6	TCW5	TCW4	TCW3	TCW2	TCW1	TCW0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				Count	t value			
ГМС—Timer n	node regis	ster C				H'B4		Timer (
Bit	7	6	5	4	3	2	1	0
	TMC7	TMC6	TMC5	—	—	TMC2	TMC1	TMC0
Initial value	0	0	0	1	1	0	0	0
Read/Write	R/W	R/W	R/W	_	_	R/W	R/W	R/W
				0 (0 (0 (0 (0 (0 (0 (0 (0 (0 (0 (0 (0 (0	1 Inte 1 0 Inte 1 1 Inte 1 1 Inte	rnal clock: rnal clock: rnal clock: rnal clock: rnal clock:	ø/2048 ø/512 ø/64	

Auto-reload function select

0 Interval timer function selected

Auto-reload function selected 1

TCC—Timer counter C

H'B5


Timer C

Bit	7	6	5	4	3	2	1	0
	TCC7	TCC6	TCC5	TCC4	тссз	TCC2	TCC1	тссо
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
				Count	t value			
TLC—Timer lo	ad registe	er C				H'B5		Timer C
TLC—Timer lo	ad registe 7	er C 6	5	4	3	H'B5 2	1	Timer C 0
			5 TLC5	4 TLC4	3 TLC3		1 TLC1	
	7	6		-	-	2	-	0
Bit	7 TLC7	6 TLC6	TLC5	TLC4	TLC3	2 TLC2	TLC1	0 TLC0
Bit Initial value	7 TLC7 0	6 TLC6 0	TLC5 0	TLC4 0	TLC3 0	2 TLC2 0	TLC1 0	0 TLC0 0

Note: TLC is allocated to the same address as TCC. In a write, the value is written to TLC.

TCRF—Timer control register F

Timer F



HITACHI

1

High level

TCSRF—Timer control/status register F

		_							
Bit	7	6	5	4	3	2	1	0	
	OVFH	CMFH	OVIEH	CCLRH	OVFL	CMFL	OVIEL	CCLRL	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/(W)*	R/(W)*	R/W	R/W	R/(W)*	R/(W)*	R/W	R/W	
c	Co 0 1 1 Counter c 0 1 16- 8-t 1 1 16- 0 17- 0 17- 0 17- 0 17- 0 17- 0 17- 0 17- 0 17- 0 17- 0 17- 0 17- 0 17- 0 17- 0 17- 0 17- 0 17- 0 17- 0 16- 0 17- 0 17- 0 17- 0 17- 0 17- 0 17-	Counter cl 0 TCF 1 TCF 1 TCF 0 TCFL ov 0 TCFL ov 1 TCFL ov mpare match fl Clearing cond After reading Co Setting conditioned Setting conditioned	ear L L clearing by cr L clearing by cr interrupt enal erflow interrupt erflow interrupt g CMFL = 1, cl ditions: g CMFL = 1, clear ons: VFL = 1, clear vFL = 1, clear ons: VFL = 1, clear s: . overflows from clearing by comp earing by comp earing by comp clearing by comp comp clearing by comp clearing by clearing	ompare match i ompare match i onpare match i ole L request is disal request is enabled leared by writing matches the OC ed by writing 0 t n H'FF to H'00 bare match is di opare match is en opare match is en	s disabled s enabled bled oled g 0 to CMFL CRFL value o OVFL sabled tisabled nabled			<u>R/W</u>	
	1 Setting con								
		ne TCFH value r							
	ner overflow flag H Clearing conditions:								
	After reading C	VFH = 1, cleare	d by writing 0 t	o OVFH					
1	Setting condition	ons: H overflows fror	n H'FF to H'00						
Noto	Note: * Pite 7 6 2 and 2 con only be written with 0, for flag placeing								

Note: * Bits 7, 6, 3, and 2 can only be written with 0, for flag clearing.

TCFH—8-bit timer counter FH

H'B8

Timer F

Bit	7	6	5	4	3	2	1	0
	TCFH7	TCFH6	TCFH5	TCFH4	TCFH3	TCFH2	TCFH1	TCFH0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							
				•				

Count value

Note: TCFH and TCFL can also be used as the upper and lower halves, respectively, of a 16-bit timer counter (TCF).

TCFL—8-bit timer counter FL						H'B9		
Bit	7	6	5	4	3	2	1	0
	TCFL7	TCFL6	TCFL5	TCFL4	TCFL3	TCFL2	TCFL1	TCFL0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				Coun	t value			

Note: TCFH and TCFL can also be used as the upper and lower halves, respectively, of a 16-bit timer counter (TCF).

OCRFH—Output compare register FH					H'BA			
Bit	7	6	5	4	3	2	1	0
	OCRFH7	OCRFH6	OCRFH5	OCRFH4	OCRFH3	OCRFH2	OCRFH1	OCRFH0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							


Note: OCRFH and OCRFL can also be used as the upper and lower halves, respectively, of a 16-bit output compare register (OCRF).

Bit	7	6	5	4	3	2	1	0
	OCRFL7	OCRFL6	OCRFL5	OCRFL4	OCRFL3	OCRFL2	OCRFL1	OCRFL0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

Note: OCRFH and OCRFL can also be used as the upper and lower halves, respectively, of a 16-bit output compare register (OCRF).

TMG—Timer mode register G

H'BC



0	Clearing conditions: After reading OVFH = 1, cleared by writing 0 to OVFH
1	Setting conditions: Set when TCG overflows from H'FF to H'00

Note: * Bits 7 and 6 can only be written with 0, for flag clearing.

ICRGF—Input capture register GF

Bit	7	6	5	4	3	2	1	0
	ICRGF7	ICRGF6	ICRGF5	ICRGF4	ICRGF3	ICRGF2	ICRGF1	ICRGF0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

Store TCG value at falling edge of input capture signal

H'BD

ICRGR—Input capture register GR				H'BE			Timer G	
Bit	7	6	5	4	3	2	1	0
	ICRGR7	ICRGR6	ICRGR5	ICRGR4	ICRGR3	ICRGR2	ICRGR1	ICRGR0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

Store TCG value at rising edge of input capture signal

AMR—A/D mode register

H'C6

A/D converter

Bit	7	6	5	4	4	3	2		1	0
	CKS	TRGE	_	_	_	CH3	CH	12	CH1	CH0
Initial value	0	0	1		1	0	0		0	0
Read/Write	R/W	R/W	_	_	_	R/W	R/\	Ν	R/W	R/W
			Г							
Channel select										
			Bit 3 Bit 2 Bit 1 Bit 0							
			CI	H3	CH2	CH1	CH0	Analog Input Channel		
				0	0	*	*	No channel selected		elected
				0	1	0	0	AN ₀		
			(0	1	0	1	AN ₁		
			(0	1	1	0	AN ₂		
				0	1	1	1	AN ₃		
				1	0	0	0	AN ₄		
				1	0	0	1	AN ₅		
				1	0	1	0	AN ₆		
				1	0	1	1	AN ₇		
				1	1	*	*	Res	erved	
		Externa	al trigger	seled	ct				* [Don't care
		0 Disables start of A/D conversion by external trigger								
		1 Ena	· · · · · · · · · · · · · · · · · · ·							
		ofe								

Clock select


Bit 7		Conversion Time			
CKS	Conversion Period	ø = 1 MHz	ø = 5 MHz		
0	62/ø	62 µs	12.4 μs		
1	31/ø	31 µs	*		

Note: * Operation is not guaranteed with a conversion time of less than 12.4 μs Select a setting that gives a conversion time of at least 12.4 $\mu s.$

ADRRH—A/D result register HH'C4ADRRL—A/D result register LH'C5							A/D converter		
ADRRH									
Bit	7	6	5	4	3	2	1	0	
	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	
Read/Write	R	R	R R R		R	R	R	R	
	A/D conversion result								
ADRRL									
Bit	7	6	5	4	3	2	1	0	
2	ADR1	ADR0	_		_	_	_	_	
Initial value	Undefined Undefined								
Read/Write	R R		_	_	_	_	_	_	
			-						
	A/D conversion result								
ADSR—A/D start register						H'C7	A/D converter		
Bit	7	6	5	4	3	2	1	0	
	ADSF		_		_	_	_	—	
Initial value	0	1	1	1	1	1	1	1	
Read/Write	R/W	—	—	—	—	—	—	—	
	A/D status flag 0 Read Indicates completion of A/D conversion								
	Write Stops A/D conversion								
	1 Read Indicates A/D conversion in progress								
	Write Starts A/D conversion								


PMR1—Port mode register 1

H'C8




1 Functions as IRQ₃/TMIF input pin

PMR2—Port mode register 2



PMR3—Port mode register 3

H'CA



Note: When the PCR2 specification is 1 (output port specification)

PMR5—Port mode register 5

H'CC

I/O port

Bit	7	6	5	4	3	2	1	0
	WKP ₇	WKP ₆	WKP ₅	WKP ₄	WKP ₃	WKP ₂	WKP ₁	WKP ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			P5/WK	P _n pin fu	l nction sw	itch		
				ictions as				
				ctions as				
						(n = 7	to 0)	
						,	,	
PDR1—Port da	ata registe	er 1				H'D4		I/O port
Bit	7	6	5	4	3	2	1	0
	P1 ₇	P1 ₆	P1 ₅	P1 ₄	P1 ₃	P1 ₂	P1 ₁	P1 ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				Data for p	ort 1 pins			
PDR2—Port da	ata registe	er 2				H'D5		I/O port
								-
Bit	7	6	5	4	3	2	1	0
	_	-	-	P2 ₄	P2 ₃	P2 ₂	P2 ₁	P2 ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	_	_	_	R/W	R/W	R/W	R/W	R/W
					Dete	for part 2	nina	
					Data	for port 2	pins	

PDR3—Port data register 3

H'D6

I/O ports

Bit	7	6	5	4	3	2	1	0
	P3 ₇	P3 ₆	P3 ₅	P3 ₄	P3 ₃	P3 ₂	P3 ₁	P30
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				Data for p	port 3 pins	i		
PDR4—Port da	ita registe	r 4				H'D7		I/O ports
Bit	7	6	5	4	3	2	1	0
	_	—	_	_	P4 ₃	P4 ₂	P4 ₁	P40
Initial value	1	1	1	1	1	0	0	0
Read/Write	—	—	—	—	R	R/W	R/W	R/W
				Rea	ads P4 ₃ si	tate		
						Data for	port pins	P4 ₂ to P4 ₀
PDR5—Port da	ita registe	r 5				H'D8		I/O ports
Bit	7	6	5	4	3	2	1	0
	P5 ₇	P5 ₆	P5 ₅	P5 ₄	P5 ₃	P5 ₂	P5 ₁	P5 ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				Data for p	ort 5 nine			
					on o pins			

PDR6—Port data register 6

H'D9

I/O ports

Bit	7	6	5	4	3	2	1	0
	P6 ₇	P6 ₆	P6 ₅	P6 ₄	P6 ₃	P6 ₂	P6 ₁	P6 ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							
				Data for p	oort 6 pins			
PDR7—Port da	ta registe	r 7				H'DA		I/O ports
Bit	7	6	5	4	3	2	1	0
	P7 ₇	P7 ₆	P7 ₅	P7 ₄	P7 ₃	P72	P7 ₁	P7 ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							
				Data for p	oort 7 pins			
PDR8—Port da	ta registe	r 8				H'DB		I/O port
Bit	7	6	5	4	3	2	1	0
	P8 ₇	P8 ₆	P8 ₅	P8 ₄	P8 ₃	P8 ₂	P8 ₁	P8 ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							
				Data for p	ort 8 pins			

PDR9—Port data register 9 H'DC I/O ports Bit 7 6 5 4 3 2 1 0 P9₀ P9₃ P9₂ P9₁ _ Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W ____ Data for port 9 pins PDRA—Port data register A H'DD I/O ports Bit 0 7 6 5 4 3 2 1 PA₃ PA_2 PA₁ PA ____ 1 1 1 Initial value 1 0 0 0 0 R/W Read/Write R/W R/W R/W

Data for port A pins

PDRB—Port d	ata registe	er B				H'DE		I/O ports
Bit	7	6	5	4	3	2	1	0
	PB ₇	PB_6	PB_5	PB ₄	PB ₃	PB ₂	PB ₁	PB ₀
Read/Write	R	R	R	R	R	R	R	R
			F	Read port	B pin state	es		


PUCR1—Port pull-up control register 1

I/O ports

Bit	7	6	5	4	3	2	1	0
	PUCR17	PUCR1 ₆	PUCR15	PUCR1 ₄	PUCR13	PUCR12	PUCR11	PUCR10
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				Ро	rt 1 input	pull-up M	OS contro	ol
				0	Input pul	I-up MOS	is off	
				1	Input pul	I-up MOS	is on	
				Not	e: When t	he PCR1 s	specificatio	on is 0

(input port specification)

H'E0



Note: When the PCR3 specification is 0 (input port specification)

PUCR5—Port pull-up control register 5

I/O ports

7	6	5	4	3	2	1	0
PUCR57	PUCR5 ₆	PUCR55	PUCR5 ₄	PUCR53	PUCR5 ₂	PUCR5 ₁	PUCR50
0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			Ро				ol
			0		•		
			1	Input pul	-up MOS	is on	
			Not				on is 0
pull-up co	ntrol regi	ister 6			H'E3		I/O port
7	6	5	4	3	2	1	0
PUCR67	PUCR6 ₆	PUCR65	PUCR6 ₄	PUCR6 ₃	PUCR6 ₂	PUCR6 ₁	PUCR60
0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
							l
			-				
			_ ·		•		
			Not				ons 0
ntrol regi	ster 1				H'E4		I/O port
7	6	5	4	3	2	1	0
PCR17	PCR1 ₆	PCR1 ₅	PCR1 ₄	PCR1 ₃	PCR1 ₂	PCR1 ₁	PCR10
0	0	0	0	0	0	0	0
W	W	W	W	W	W	W	W
			P	ort 1 inpu	t/output s	elect	
			P	ort 1 inpu) Input pi	-	elect	
	PUCR57 0 R/W Pull-up co 7 PUCR67 0 R/W 0 NTrol regi 7 PCR17 0	PUCR57 PUCR56 0 0 R/W R/W Pull-up control region 7 6 PUCR67 PUCR66 0 0 R/W R/W	PUCR57 PUCR56 PUCR55 0 0 0 R/W R/W R/W Pull-up control register 6 7 6 5 PUCR67 PUCR66 PUCR65 0 0 R/W R/W R/W R/W 8/W Mark R/W R/W 8/W 8/W Mark R/W R/W 8/W 8/W Mark R/W R/W 8/W 8/W Mark R/W 8/W 8/W 8/W Mark 8/W 8/W 8/W 8/W Mark 8/W 8/W 8/W 8/W Mark 8/W<	PUCR57 PUCR56 PUCR55 PUCR54 0 0 0 0 R/W R/W R/W R/W Po 0 0 0 0 R/W R/W R/W Po 0 1 Not 0 1 Not R/W R/W R/W Not PUCR67 PUCR66 PUCR65 PUCR64 0 0 0 0 R/W R/W R/W R/W PUCR67 PUCR66 PUCR65 PUCR64 0 0 0 0 0 R/W R/W R/W R/W Pol 0 1 Not 0 1 Not Not 1 Not Not	PUCR57 PUCR56 PUCR55 PUCR54 PUCR53 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W Port 5 input 0 1 Input pull 1 Input pull Note: When the control register 6 PUCR67 PUCR66 PUCR65 PUCR64 PUCR63 0 0 0 0 PUCR67 PUCR66 PUCR65 PUCR64 PUCR63 0 <td>PUCR57 PUCR56 PUCR55 PUCR54 PUCR53 PUCR52 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W Port 5 input pull-up MOS 1 Input pull-up MOS 1 Input pull-up MOS 0 Input pull-up MOS 1 Input pull-up MOS 1 Note: When the PCR53 PUCR66 PUCR65 PUCR64 PUCR63 PUCR62 0<td>PUCR57 PUCR56 PUCR55 PUCR54 PUCR53 PUCR52 PUCR51 0 0 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W Port 5 input pull-up MOS control 0 Input pull-up MOS is off 1 Input pull-up MOS is on Note: When the PCR5 specification PORt 5 1 put pull-up MOS is off 1 Input pull-up MOS is off 1 Pull-up control register 6 H'E3 7 6 5 4 3 2 1 PUCR67 PUCR66 PUCR65 PUCR64 PUCR63 PUCR62 PUCR61 0 0 0 0 0 0 0 0 PUCR67 PUCR666 PUCR65 PUCR63 PUCR62 PUCR61 0 0 0 0 0 0 0 0 Input pull-up</td></td>	PUCR57 PUCR56 PUCR55 PUCR54 PUCR53 PUCR52 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W Port 5 input pull-up MOS 1 Input pull-up MOS 1 Input pull-up MOS 0 Input pull-up MOS 1 Input pull-up MOS 1 Note: When the PCR53 PUCR66 PUCR65 PUCR64 PUCR63 PUCR62 0 <td>PUCR57 PUCR56 PUCR55 PUCR54 PUCR53 PUCR52 PUCR51 0 0 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W Port 5 input pull-up MOS control 0 Input pull-up MOS is off 1 Input pull-up MOS is on Note: When the PCR5 specification PORt 5 1 put pull-up MOS is off 1 Input pull-up MOS is off 1 Pull-up control register 6 H'E3 7 6 5 4 3 2 1 PUCR67 PUCR66 PUCR65 PUCR64 PUCR63 PUCR62 PUCR61 0 0 0 0 0 0 0 0 PUCR67 PUCR666 PUCR65 PUCR63 PUCR62 PUCR61 0 0 0 0 0 0 0 0 Input pull-up</td>	PUCR57 PUCR56 PUCR55 PUCR54 PUCR53 PUCR52 PUCR51 0 0 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W Port 5 input pull-up MOS control 0 Input pull-up MOS is off 1 Input pull-up MOS is on Note: When the PCR5 specification PORt 5 1 put pull-up MOS is off 1 Input pull-up MOS is off 1 Pull-up control register 6 H'E3 7 6 5 4 3 2 1 PUCR67 PUCR66 PUCR65 PUCR64 PUCR63 PUCR62 PUCR61 0 0 0 0 0 0 0 0 PUCR67 PUCR666 PUCR65 PUCR63 PUCR62 PUCR61 0 0 0 0 0 0 0 0 Input pull-up

PCR2—Port control register 2

H'E5


I/O ports

Bit	7	6	5	4	3	2	1	0
	_	—	—	PCR2 ₄	PCR2 ₃	PCR2 ₂	PCR2 ₁	PCR20
Initial value	1	1	1	0	0	0	0	0
Read/Write	—	—	—	W	W	W	W	W
						nput/outp	ut select	
						ut pin		
					1 Out	put pin		
PCR3—Port co	ontrol regi	ster 3				H'E6		I/O ports
Bit	7	6	5	4	3	2	1	0
	PCR37	PCR3 ₆	PCR35	PCR3 ₄	PCR3 ₃	PCR3 ₂	PCR3 ₁	PCR30
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
				P	ort 3 inpu	t/output s	elect	
				1				
PCR4—Port co	ntrol regi	ster 4				H'E7		I/O ports
	ontrol regi 7		5	4	3		1	-
PCR4—Port co Bit		ster 4 6	5		3	H'E7 2 PCR4 ₂	1 PCR4 ₁	I/O ports
			5		3	2		0
Bit	7	6	—	4	—	2 PCR4 ₂	PCR4 ₁	0 PCR4 ₀
Bit Initial value	7	6	—	4	 1 	2 PCR4 ₂ 0 W	PCR4 ₁ 0 W	0 PCR4 ₀ 0 W
Bit Initial value	7	6	—	4	 1 	2 PCR4 ₂ 0 W ort 4 inpu	PCR4 ₁ 0 W t/output s	0 PCR4 ₀ 0 W
Initial value	7	6	—	4	1 	2 PCR4 ₂ 0 W ort 4 inpu	PCR4 ₁ 0 W t/output s	0 PCR4 ₀ 0 W

PCR5—Port control register 5

H'E8

I/O ports



PCR8—Port control register 8

H'EB


I/O ports

Bit	7	6	5	4	3	2	1	0
	PCR8 ₇	PCR8 ₆	PCR85	PCR8 ₄	PCR8 ₃	PCR8 ₂	PCR8 ₁	PCR80
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
				-			-1(
				P	ort 8 inpu) Input pi		Select	
					Output	Pill		
PCR9—Port co	ntrol regi	ster 9				H'EC		I/O ports
Bit	7	6	5	4	3	2	1	0
					PCR9 ₃	PCR9 ₂	PCR9 ₁	PCR9 ₀
Initial value	1	1	1	1	0	0	0	0
Read/Write	—	_	—	—	W	W	W	W
					Po	ort 9 input	/output se	elect
					Po	rt 9 input		elect
						-	1	elect
					0	Input pin	1	elect
PCRA—Port co	ontrol reg	ister A			0	Input pin	1	elect
PCRA—Port co Bit	ontrol reg 7	ister A	5	4	0	Input pin Output p	1	
			5	4	0	Input pin Output p H'ED	in	I/O ports
			5		0 1 3	Input pin Output p H'ED 2	in 1	I/O ports
Bit	7	6			0 1 3 PCRA ₃	Input pin Output p H'ED 2 PCRA ₂	in 1 PCRA 1	I/O ports 0 PCRA ₀
Bit Initial value	7	6			0 1 9CRA ₃ 0 W	Input pin Output p H'ED 2 PCRA ₂ 0 W	1 PCRA ₁ 0 W	I/O ports 0 PCRA ₀ 0 W
Bit Initial value	7	6			0 1 9CRA ₃ 0 W Port A	Input pin Output p H'ED 2 PCRA ₂ 0 W	1 PCRA ₁ 0 W	I/O ports 0 PCRA ₀ 0 W
Bit Initial value	7	6			0 1 PCRA ₃ 0 W Port A 0 In	Input pin Output p H'ED 2 PCRA ₂ 0 W	1 PCRA ₁ 0 W	I/O ports 0 PCRA ₀ 0 W

SYSCR1—System control register 1

Bit	7	6	5		4	3	2	1	0
	SSBY	STS2	STS	51	STS0	LSON	_	MA1	MA0
Initial value	0	0	0		0	0	1	1	1
Read/Write	R/W	R/W	R/V	V	R/W	R/W	—	R/W	R/W
								e (medium	
								clock sel	ect
							0 0	Øosc /16	
							1	Ø _{osc} /32	
							1 0	ø _{osc} /64	
							1	ø _{osc} /128	
					Low s	beed on fla	ag		
					0 Th	e CPU ope	erates on t	he svstem	clock (ø)
						e CPU ope		-	
									(0007
			Sta	nd	by timer	select 2 to	0		
			0	0	0 Wait	time = 8,19	92 states		
					1 Wait	time = 16,3	384 states		
				1	0 Wait	time = 1,02	24 states		
					1 Wait	time = 2,04	48 states		
			1	0	0 Wait	time = 4,09	96 states		
					1 Wait	time = 2 st	ates		
				1	0 Wait	time = 8 st	ates		
					1 Wait	time = 16 s	states		
	0-4								
		are stand							1
		When a SL nade to sle				executed ir	n active m	ode, a tran	sition is


0	• When a SLEEP instruction is executed in active mode, a transition is made to sleep mode
	• When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode
1	 When a SLEEP instruction is executed in active mode, a transition is made to standby mode or watch mode
	• When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode





Bit			7	6	5	4		3		2	1	0
			_	_		NESEL		ото	N	MSON	SA1	SA0
nitial va	lue		1	1	1	1		0		0	0	0
Read/W	rite		_	_	_	R/W		R/W	V	R/W	R/W	R/W
							-		_			
								4			ali aalaat	
						Г	- 1				ck select	
							0		ø _W / ø _W /			
						F	1	•	ø _W /			
		Me	dium	speed on	flag	L					*: Don't c	are
		0	Oper	ates in act	ive (high-s	speed) mo	de					
		1	Oper	ates in act	ive (mediu	um-speed)	m	ode				
_			_									
	-		fer on	-								
0						ecuted in a lode, or sle				e, a transi	ion is	
	1			•			۳ ۳					
			a SLE	EP instruc	ction is exe	ecuted in s	ub	activ	ve m	node, a tra	Insition is	
	•	When		EP instruc			ub	activ	ve m	node, a tra	insition is	
1	• '	When nade When	to wate a SLE	ch mode c EP instruc	r subslee	p mode ecuted in a	icti	ve (l	high	-speed) m	node, a dire	
1	• ' • '	When made When ransit	to wate a SLE ion is r	ch mode c EP instruct made to ac	r subsleer ction is exe ctive (med	p mode ecuted in a lium-speed	icti I) n	ve (l node	high e if S	-speed) m SSBY = 0,	node, a dire MSON =	
1	• ' • ' • '	When made When ransit _SON	to wate a SLE ion is r = 0, o	ch mode c EP instruc nade to ac r to subac	r subsleep ction is exe ctive (med tive mode	p mode ecuted in a lium-speed if SSBY =	icti I) n 1,	ve (l node TM/	high e if S A3 =	-speed) m SSBY = 0, 1, and LS	node, a dir MSON = SON = 1	1, and
1	• '' • '' • ''	When made When ransit SON SON When ransit	to wate a SLE ion is r = 0, o a SLE ion is r	EP instruct nade to ac to subac EP instruct nade to ac	r subsleep ction is exe ctive (med tive mode ction is exe ctive (high	p mode ecuted in a lium-speed if SSBY = ecuted in a -speed) mo	l) n 1, 1, icti	ve (l node TM/ ve (l e if \$	high e if S A3 = med SSB	-speed) m SSBY = 0, 1, and LS ium-spee Y = 0, MS	node, a dire MSON = 1 SON = 1 d) mode, a ON = 0, a	1, and direct
1	• '' • '' • '' • '' • ''	When made When rransit SON When rransit	to wate a SLE ion is r = 0, o a SLE ion is r = 0, o	Ch mode c EP instruct nade to ac r to subac EP instruct nade to ac r to subac	r subsleep ction is exective (med tive mode ction is exective (high tive mode	p mode ecuted in a lium-speed if SSBY = ecuted in a -speed) mo if SSBY =	icti I) n 1, icti ode 1,	ve (l node TM/ ve (l e if \$ TM/	high e if S A3 = med SSB A3 =	-speed) m SSBY = 0, 1, and LS ium-spee Y = 0, MS 1, and LS	node, a dire MSON = 1 SON = 1 d) mode, a ON = 0, a SON = 1	1, and direct
1	• '' • '' • '' • '' • ''	When made When ransit SON When ransit SON When	to wate a SLE ion is r = 0, o a SLE ion is r = 0, o a SLE	EP instruct nade to act r to subact EP instruct nade to act r to subact EP instruct	r subsleep ttion is exective (med tive mode ttion is exective (high tive mode ttive mode ttion is exection is exection	p mode ecuted in a lium-speed if SSBY = ecuted in a -speed) mo if SSBY = ecuted in s	icti l) n 1, icti ode 1, sub	ve (l node TM/ ve (l e if \$ TM/ pactiv	high e if S A3 = med SSB A3 = ve m	-speed) m SBY = 0, 1, and LS ium-spee Y = 0, MS 1, and LS node, a din	node, a dir MSON = 1 SON = 1 d) mode, a ON = 0, a SON = 1 rect	1, and direct nd
1	• '' • '' • '' • '' • '' • ''	When made When ransit SON When ransit SON When ransit	to wate a SLE ion is r = 0, o a SLE ion is r = 0, o a SLE ion is r	EP instruct made to act r to subact EP instruct made to act r to subact EP instruct made to act	r subsleep ction is exective (med tive mode ction is exective (high tive mode ction is exective (high	p mode ecuted in a lium-speed if SSBY = ecuted in a -speed) mo if SSBY =	icti l) n 1, icti ode 1, sub	ve (l node TM/ ve (l e if \$ TM/ active	high e if S M3 = med SSB A3 = ve m SSB	-speed) m SSBY = 0, 1, and L ium-spee Y = 0, MS 1, and L node, a din Y = 1, TM	node, a dir MSON = SON = 1 d) mode, a ON = 0, a SON = 1 rect A3 = 1, LS	1, and direct nd SON = 0,

Noise elimination sampling frequency select

0	Sampling rate is Ø _{OSC} /16	
1	Sampling rate is Ø _{OSC} /4	








- 0 Falling edge of $\overline{IRQ_4}$ pin and \overline{ADTRG} pin is detected
- 1 Rising edge of $\overline{IRQ_4}$ pin and \overline{ADTRG} pin is detected

IENR1—Interrupt enable register 1

Bit	7	6	5	4	3	2	1	0
	IENTA	IENS1	IENWP	IEN4	IEN3	IEN2	IEN1	IEN0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			R/W R/W					
			1 Er	ables WK	P_7 to WKP	P ₀ interrup	t requests	
SCI1 interrupt enable 0 Disables SCI1 interrupt requests 1 Enables SCI1 interrupt requests Note: SCI1 is an internal function that performs interfacing to the FLEX™ decoder incorporated in the chip. Timer A interrupt enable 0 Disables timer A interrupt requests								
			er A interro					

IENR2—Interrupt enable register 2



Direct transition interrupt enable

	Disables direct transition interrupt requests
1	Enables direct transition interrupt requests

IRR1—Interrupt request register 1

7	6	5	4	3	2	1	0		
IRRTA	IRRS1	_	IRRI4	IRRI3	IRRI2	IRRI1	IRRI0		
0	0	1	0	0	0	0	0		
R/(W)*	(W)* R/(W)* —		R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*		
		I	IRQ4 to IR	Q0 interru	pt reques	t flags			
		0 Clearing conditions: When IRRIn = 1, it is cleared by writin							
			1 Setting conditions: When pin IRQn is designated for interrupt input and the designated signal edge is input						
		(n = 4 to 0)							
Note: IRQ ₀ is an internal signal that performs in to the FLEX™ decoder incorporated in th SCI1 interrupt request flag									
			g conditions:						
Note: SCI1 is an internal function that performs interfacing to the FLEX [™] decoder incorporated in the chip.									
	IRRTA 0	IRRTA IRRS1 0 0 R/(W)* R/(W)* SCI1 ir 0 O Cle Wr 1 Se Note: S in	IRRTA IRRS1 — 0 0 1 R/(W)* R/(W)* — SCI1 Interrupt 0 Clearing con When IRRS 1 Setting con When SCI1 Note: SCI1 is ar Interraction Interraction	IRRTAIRRS1—IRRI40010 $R/(W)^*$ $R/(W)^*$ — $R/(W)^*$ IRQ4 to IRQ0Clearing0ClearingWhen I1SettingWhen I1SettingWhen pinput andNote: IRQ0 i0Clearing conditions:When IRRS1 = 1, it is of1Setting conditions:When SCI1 completesNote: SCI1 is an internal fur interfacing to the FLE	IRRTA IRRS1 — IRRI4 IRRI3 0 0 1 0 0 R/(W)* R/(W)* — R/(W)* R/(W)* IRQ4 to IRQ0 interru 0 Clearing condition 0 Clearing conditions When IRRIn = 1, 1 Setting conditions When pin IRQn is input and the desi Note: IRQ0 is an interru to the FLEXTM desi 0 Clearing conditions: When IRRS1 = 1, it is cleared by 1 Setting conditions: When SCI1 completes transfer Note: SCI1 is an internal function that interfacing to the FLEXTM deco	IRRTA IRRS1 — IRRI4 IRRI3 IRRI2 0 0 1 0 0 0 R/(W)* R/(W)* — R/(W)* R/(W)* R/(W)* IRQ4 to IRQ0 interrupt request 0 Clearing conditions: When IRRIn = 1, it is cleared 1 Setting conditions: When pin IRQn is designated signated Note: IRQ0 is an internal signal to to the FLEX™ decoder into the FLEX™ decoder into the FLEX™ decoder into the IRRS1 = 1, it is cleared by writing 0 1 Setting conditions: When IRRS1 = 1, it is cleared by writing 0 1 Setting conditions: When SCI1 completes transfer Note: SCI1 is an internal function that performs interfacing to the FLEX™ decoder incorpore	IRRTAIRRS1—IRRI4IRRI3IRRI2IRRI10010000 $R/(W)^*$ $R/(W)^*$ $R/(W)^*$ $R/(W)^*$ $R/(W)^*$ $R/(W)^*$ IRQ4 to IRQ0 interrupt request flags0Clearing conditions: When IRRIn = 1, it is cleared by writin 11Setting conditions: When pin IRQn is designated for inte input and the designated signal edgeNote:IRQ0 is an internal signal that perform to the FLEXTM decoder incorporatedSCI1 interrupt request flag0Clearing conditions: When IRRS1 = 1, it is cleared by writing 01Setting conditions: When SCI1 completes transferNote:SCI1 is an internal function that performs interfacing to the FLEXTM decoder incorporated		

Timer A interrupt request flag


0	Clearing conditions: When IRRTA = 1, it is cleared by writing 0
1	Setting conditions: When the timer A counter value overflows (rom H'FF to H'00)


Note: * Bits 7, 6, and 4 to 0 can only be written with 0, for flag clearing.

IRR2—Interrupt request register 2

H'F7

System control





Note: * Bits 7, 6 and 4 to 1 can only be written with 0, for flag clearing.

IWPR—Wakeup interrupt request register

Bit	7	6	5	4	3	2	1	0
	IWPF7	IWPF6	IWPF5	IWPF4	IWPF3	IWPF2	IWPF1	IWPF0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*							


Wakeup interrupt request register

0	Clearing conditions: When IWPFn = 1, it is cleared by writing 0
1	Setting conditions: When pin WKPn is designated for wakeup input and a rising or falling edge is input at that pin

(n = 7 to 0)

Note: * All bits can only be written with 0, for flag clearing.


CKSTPR1—Clock stop register 1



- 0 SCI1 is set to module standby mode
- 1 SCI1 module standby mode is cleared

CKSTPR2—Clock stop register 2

H'FB System control



WDT module standby mode control

0	WDT is set to module standby mode
1	WDT module standby mode is cleared

Appendix C I/O Port Block Diagrams

C.1 Block Diagrams of Port 1




Figure C-1 (a) Port 1 Block Diagram (Pins P1₇ to P1₄)




Figure C-1 (b) Port 1 Block Diagram (Pin P1₃)




Figure C-1 (c) Port 1 Block Diagram (Pins P1₂ and P1₁)




Figure C-1 (d) Port 1 Block Diagram (Pin P1₀)

C.2 Block Diagrams of Port 2 [Chip Internal I/O Port]





Figure C-2 (a) Port 2 Block Diagram (Pin P2₄)








Figure C-2 (c) Port 2 Block Diagram (Pin P2₂)




Figure C-2 (d) Port 2 Block Diagram (Pin P2₁)




Figure C-2 (e) Port 2 Block Diagram (Pin P2₀)




Figure C-3 (a) Port 3 Block Diagram (Pins P3₇ and P3₆)




Figure C.3 (b) Port 3 Block Diagram (Pin P3₅)




Figure C.3 (c) Port 3 Block Diagram (Pin P3₄)




Figure C.3 (d) Port 3 Block Diagram (Pin P3₃)




Figure C.3 (e) Port 3 Block Diagram (Pin P3₂)




Figure C-3 (f) Port 3 Block Diagram (Pin P3₁)




Figure C-3 (g) Port 3 Block Diagram (Pin P3₀)




Figure C.4 (a) Port 4 Block Diagram (Pin P4₃) [Chip Internal Input Port]




Figure C.4 (b) Port 4 Block Diagram (Pin P4₂)




Figure C.4 (c) Port 4 Block Diagram (Pin P4₁)




Figure C.4 (d) Port 4 Block Diagram (Pin P4₀)




Figure C.5 Port 5 Block Diagram




Figure C.6 Port 6 Block Diagram




Figure C.7 Port 7 Block Diagram




Figure C-8 Port 8 Block Diagram




Figure C-9 Port 9 Block Diagram




Figure C.10 Port A Block Diagram




Figure C-11 Port B Block Diagram

Appendix D Port States in the Different Processing States

Port	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
$P1_7$ to $P1_0$	High- impedance	Retained	Retained	High- impedance* ¹	Retained	Functions	Functions
P2 ₄	Low	Retained	Retained	Retained	Retained	Functions	Functions
P2 ₃	High	-					
$P2_2$ to $P2_0$	Low	-					
$P3_7$ to $P3_0$	High- impedance* ²	Retained	Retained	High- impedance* ¹	Retained	Functions	Functions
P4 ₃	High	Retained	Retained	Retained	Retained	Functions	Functions
P4 ₂ to P4 ₀	High- impedance			High- impedance			
$P5_7$ to $P5_0$	High- impedance	Retained	Retained	High- impedance*1	Retained	Functions	Functions
P6 ₇ to P6 ₀	High- impedance	Retained	Retained	High- impedance	Retained	Functions	Functions
P7 ₇ to P7 ₀	High- impedance	Retained	Retained	High- impedance	Retained	Functions	Functions
P8 ₇ to P8 ₀	High- impedance	Retained	Retained	High- impedance	Retained	Functions	Functions
P9 ₃ to P9 ₀	High- impedance	Retained	Retained	High- impedance	Retained	Functions	Functions
PA ₃ to PA ₀	High- impedance	Retained	Retained	High- impedance	Retained	Functions	Functions
PB ₇ to PB ₀	High- impedance	High- impedance	High- impedance	High- impedance	High- impedance	High- impedance	High- impedance

Table D-1Port States Overview

Notes: 1. High level output when MOS pull-up is in on state.

2. Reset output from $P3_2$ pin only.

HITACHI

Appendix E List of Product Codes

Table E.1 Product Code Lineup

					Package
Product T	уре		Product Code	Mark Code	(Hitachi Package Code)
H8/3937	H8/3935	Mask ROM	HD6433935X	HD6433935(***)X	100-pin TQFP (TFP-100B)
Series		versions	HD6433935W	HD6433935(***)W	100-pin TQFP (TFP-100G)
	H8/3936	Mask ROM	HD6433936X	HD6433936(***)X	100-pin TQFP (TFP-100B)
		versions	HD6433936W	HD6433936(***)W	100-pin TQFP (TFP-100G)
	H8/3937	Mask ROM	HD6433937X	HD6433937(***)X	100-pin TQFP (TFP-100B)
		versions	HD6433937W	HD6433937(***)W	100-pin TQFP (TFP-100G)
		ZTAT	HD6473937X	HD6473937X	100-pin TQFP (TFP-100B)
		versions	HD6473937W	HD6473937W	100-pin TQFP (TFP-100G)
H8/3937R	H8/3935R	Mask ROM	HD6433935RX	HD6433935R(***)X	100-pin TQFP (TFP-100B)
Series		versions	HD6433935RW	HD6433935R(***)W	100-pin TQFP (TFP-100G)
	H8/3936R	Mask ROM	HD6433936RX	HD6433936R(***)X	100-pin TQFP (TFP-100B)
		versions	HD6433936RW	HD6433936R(***)W	100-pin TQFP (TFP-100G)
	H8/3937R	Mask ROM	HD6433937RX	HD6433937R(***)X	100-pin TQFP (TFP-100B)
		versions	HD6433937RW	HD6433937R(***)W	100-pin TQFP (TFP-100G)
		ZTAT	HD6473937RX	HD6473937RX	100-pin TQFP (TFP-100B)
		versions	HD6473937RW	HD6473937RW	100-pin TQFP (TFP-100G)

Note: For mask ROM versions, (***) is the ROM code.

HITACHI

Appendix F Package Dimensions

Dimensional drawings of the H8/3937 Series and H8/3937R Series packages TFP-100B and TFP-100G are shown in following figures F-1 and F-2, respectively.




Figure F-1 TFP-100B Package Dimensions




Figure F-2 TFP-100G Package Dimensions

HITACHI

H8/3937 Series, H8/3937R Series Hardware Manual

Publication Date:	1st Edition, February 2001			
Published by:	Electronic Devices Sales & Marketing Group			
	Semiconductor & Integrated Circuits			
	Hitachi, Ltd.			
Edited by:	Technical Documentation Group			
	Hitachi Kodaira Semiconductor Co., Ltd.			
Copyright © Hitachi, Ltd., 2001. All rights reserved. Printed in Japan.				