

# 256-Kbit (32 K × 8) Static RAM

#### **Features**

■ Temperature ranges

☐ Commercial: 0 °C to +70 °C
☐ Industrial: −40 °C to +85 °C
☐ Automotive-A: −40 °C to +85 °C
☐ Automotive-E: −40 °C to +125 °C

■ Speed: 70 ns

■ Low voltage range: 2.7 V to 3.6 V

■ Low active power and standby power

■ Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features

■ TTL compatible inputs and outputs

■ Automatic power-down when deselected

■ CMOS for optimum speed and power

Available in standard Pb-free and non Pb-free 28-pin (300-mil) narrow SOIC, 28-pin TSOP-I, and 28-pin reverse TSOP-I packages


# **Functional Description**

The CY62256VN family is composed of two high performance CMOS static RAM's organized as 32K words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and active LOW output enable (OE) and tristate drivers. These devices have an automatic power-down feature, reducing the power consumption by over 99% when deselected.

An active LOW write enable signal  $(\overline{WE})$  controls the writing/reading operation of the memory. When  $\overline{CE}$  and  $\overline{WE}$  inputs are both LOW, data on the eight data input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the memory location addressed by the address present on the address pins (A<sub>0</sub> through A<sub>14</sub>). Reading the device is accomplished by selecting the device and enabling the outputs,  $\overline{CE}$  and  $\overline{OE}$  active LOW, while  $\overline{WE}$  remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.

The input/output pins remain in a high impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH.

# **Logic Block Diagram**





# Contents

| Product Portfolio                 | 3 |
|-----------------------------------|---|
| Pin Configurations                | 3 |
| Pin Definitions                   |   |
| Maximum Ratings                   | 4 |
| Operating Range                   |   |
| Electrical Characteristics        | 4 |
| Capacitance                       | 5 |
| Thermal Resistance                |   |
| AC Test Loads and Waveforms       | 5 |
| Data Retention Characteristics    |   |
| Data Retention Waveform           | 6 |
| Switching Characteristics         |   |
| Switching Waveforms               | 8 |
| Typical DC and AC Characteristics |   |
| Truth Table                       |   |

| Ordering information                    | 12 |
|---|----|
| Ordering Code Definitions               | 12 |
| Package Diagrams                        | 13 |
| Acronyms                                | 15 |
| Document Conventions                    | 15 |
| Units of Measure                        | 15 |
| Document History Page                   | 16 |
| Sales, Solutions, and Legal Information | 17 |
| Worldwide Sales and Design Support      | 17 |
| Products                                | 17 |
| PSoC® Solutions                         | 17 |
| Cypress Developer Community             | 17 |
| Technical Support                       | 17 |




### **Product Portfolio**

|             |              | ,   | / Pango (\                | Λ   | Power Dissipation               |     |                                |     |  |
|-------------|--------------|-----|---------------------------|-----|---------------------------------|-----|--------------------------------|-----|--|
| Product     | Range        | •   | V <sub>CC</sub> Range (V) |     | Operating, I <sub>CC</sub> (mA) |     | Standby, I <sub>SB2</sub> (μA) |     |  |
|             |              | Min | Typ <sup>[1]</sup>        | Max | Typ <sup>[1]</sup>              | Max | Typ <sup>[1]</sup>             | Max |  |
| CY62256VNLL | Commercial   | 2.7 | 3.0                       | 3.6 | 11                              | 30  | 0.1                            | 5   |  |
| CY62256VNLL | Industrial   | 2.7 | 3.0                       | 3.6 | 11                              | 30  | 0.1                            | 10  |  |
| CY62256VNLL | Automotive-A | 2.7 | 3.0                       | 3.6 | 11                              | 30  | 0.1                            | 10  |  |
| CY62256VNLL | Automotive-E | 2.7 | 3.0                       | 3.6 | 11                              | 30  | 0.1                            | 130 |  |

# **Pin Configurations**

Figure 1. 28-pin SOIC and 28-pin TSOP I pinouts



### **Pin Definitions**

| Pin Number      | Туре          | Description  |
|-----------------|---------------|--|
| 1–10, 21, 23–26 | Input         | A <sub>0</sub> -A <sub>14</sub> . Address inputs   |
| 11–13, 15–19    | Input/Output  | I/O <sub>0</sub> -I/O <sub>7</sub> . Data lines. Used as input or output lines depending on operation.   |
| 27              | Input/Control | WE. When selected LOW, a WRITE is conducted. When selected HIGH, a READ is conducted.  |
| 20              | Input/Control | CE. When LOW, selects the chip. When HIGH, deselects the chip.   |
| 22              | Input/Control | <b>OE</b> . Output Enable. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. |
| 14              | Ground        | GND. Ground for the device   |
| 28              | Power Supply  | V <sub>CC</sub> . Power supply for the device  |

#### Note

Document Number: 001-06512 Rev. \*F

<sup>1.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC}$  Typ,  $T_A = 25$  °C, and  $t_{AA} = 70$  ns.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature ......-65 °C to +150 °C Ambient temperature with power applied .......55 °C to +125 °C Supply voltage to ground potential (pin 28 to pin 14) ......-0.5 V to +4.6 V DC voltage applied to outputs in high Z State <sup>[2]</sup> ......-0.5 V to V<sub>CC</sub> + 0.5 V DC input voltage  $^{[2]}$  .....-0.5 V to  $V_{CC}$  + 0.5 V Output current into outputs (LOW) ......20 mA

| Static discharge voltage       |          |
|--------------------------------|----------|
| (per MIL-STD-883, method 3015) | > 2001 V |
| Latch-up current               | > 200 mA |

# **Operating Range**

| Device    | Range        | Ambient<br>Temperature (T <sub>A</sub> ) <sup>[3]</sup> | V <sub>CC</sub> |
|-----------|--------------|---|-----------------|
| CY62256VN | Commercial   | 0 °C to +70 °C  | 2.7 V to        |
|           | Industrial   | −40 °C to +85 °C  | 3.6 V           |
|           | Automotive-A | −40 °C to +85 °C  |                 |
|           | Automotive-E | -40 °C to +125 °C                                       |                 |

### **Electrical Characteristics**

Over the Operating Range

|                  | Daniel de la constantina                     | T   |  |      | -70                |                       |      |
|------------------|--|---|--|------|--------------------|-----------------------|------|
| Parameter        | Description                                  | Test Cond   | litions                                    | Min  | Typ <sup>[4]</sup> | Max                   | Unit |
| V <sub>OH</sub>  | Output HIGH voltage                          | $I_{OH} = -1.0 \text{ mA}$  | V <sub>CC</sub> = 2.7 V                    | 2.4  | -                  | -                     | V    |
| V <sub>OL</sub>  | Output LOW voltage                           | I <sub>OL</sub> = 2.1 mA  | V <sub>CC</sub> = 2.7 V                    | _    | _                  | 0.4                   | V    |
| V <sub>IH</sub>  | Input HIGH voltage                           |   |  | 2.2  | _                  | V <sub>CC</sub> + 0.3 | V    |
| V <sub>IL</sub>  | Input LOW voltage                            |   |  | -0.5 | _                  | 0.8                   | V    |
| I <sub>IX</sub>  | Input leakage current                        | $GND \leq V_{IN} \leq V_{CC}$   | Commercial/<br>Industrial/<br>Automotive-A | -1   | _                  | +1                    | μА   |
|                  |  |   | Automotive-E                               | -10  | -                  | +10                   | μΑ   |
| I <sub>OZ</sub>  | Output leakage current                       | $\begin{array}{l} \text{GND} \leq \text{V}_{IN} \leq \text{V}_{CC}, \\ \text{Output Disabled} \end{array}$  | Commercial/<br>Industrial/<br>Automotive-A | -1   | _                  | +1                    | μА   |
|                  |  |   | Automotive-E                               | -10  | _                  | +10                   | μΑ   |
| I <sub>CC</sub>  | V <sub>CC</sub> operating supply current     | $V_{CC} = 3.6 \text{ V},$ $I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$  | All ranges                                 | -    | 11                 | 30                    | mA   |
| I <sub>SB1</sub> | Automatic CE power-down current - TTL inputs | $\begin{split} & \frac{V_{CC}}{CE} = 3.6 \text{ V}, \\ & CE \geq V_{IH}, \\ & V_{IN} \geq V_{IH} \text{ or } \\ & V_{IN} \leq V_{IL}, \\ & f = f_{MAX} \end{split}$ | All ranges                                 | -    | 100                | 300                   | μА   |
| I <sub>SB2</sub> | Automatic CE power-down                      | $V_{CC} = 3.6 \text{ V},$   | Commercial                                 | -    | 0.1                | 5                     | μΑ   |
|                  | current - CMOS inputs                        | $CE \ge V_{CC} - 0.3 \text{ V}, \ V_{IN} \ge V_{CC} - 0.3 \text{ V} \text{ or } \ V_{IN} \le 0.3 \text{ V}, \ f = 0$  | Industrial/<br>Automotive-A                | -    |                    | 10                    |      |
|                  |  | IIV - 3 - 1, 1  | Automotive-E                               | _    |                    | 130                   |      |

#### Notes

- 2.  $V_{\rm IL}$  (min) = -2.0 V for pulse durations of less than 20 ns. 3.  $T_{\rm A}$  is the "Instant-On" case temperature.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC</sub> Typ, T<sub>A</sub> = 25 °C, and t<sub>AA</sub> = 70 ns.

Document Number: 001-06512 Rev. \*F



# Capacitance


| Parameter [5]    | Description        | Test Conditions  | Max | Unit |
|------------------|--------------------|--|-----|------|
| C <sub>IN</sub>  | Input capacitance  | $T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.0 \text{V}$ | 6   | pF   |
| C <sub>OUT</sub> | Output capacitance |  | 8   | pF   |

## **Thermal Resistance**

| Parameter [5] | Description                           | Test Conditions                                  | SOIC  | TSOPI | RTSOPI | Unit |
|---------------|---------------------------------------|--|-------|-------|--------|------|
| $\theta_{JA}$ | (junction to ambient)                 | Still air, soldered on a 3 × 4.5 inch, two-layer | 68.45 | 87.62 | 87.62  | °C/W |
| $\theta$ JC   | Thermal resistance (junction to case) | printed circuit board                            | 26.94 | 23.73 | 23.73  | °C/W |

# **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



| Parameter | Value | Units |
|-----------|-------|-------|
| R1        | 1100  | Ohms  |
| R2        | 1500  | Ohms  |
| RTH       | 645   | Ohms  |
| VTH       | 1.750 | Volts |

#### Note

<sup>5.</sup> Tested initially and after any design or process changes that may affect these parameters.




# **Data Retention Characteristics**

Over the Operating Range

| Parameter                       | Description                          | Conditions <sup>[6]</sup>   |                             | Min | Typ <sup>[7]</sup> | Max | Unit |
|---------------------------------|--------------------------------------|---|-----------------------------|-----|--------------------|-----|------|
| $V_{DR}$                        | V <sub>CC</sub> for data retention   |   |                             | 1.4 | _                  | _   | V    |
| I <sub>CCDR</sub>               | Data retention current               | $\frac{V_{CC}}{2} = 1.4 \text{ V},$   | Commercial                  | -   | 0.1                | 3   | μА   |
|                                 |                                      | $\label{eq:constraints} \begin{split} \frac{V_{CC}}{\text{CE}} &= 1.4 \text{ V,} \\ \text{CE} &\geq V_{CC} - 0.3 \text{ V,} \\ V_{IN} &\geq V_{CC} - 0.3 \text{ V} \\ \text{or } V_{IN} \leq 0.3 \text{ V} \end{split}$ | Industrial/<br>Automotive-A | -   |                    | 6   |      |
|                                 |                                      | 01 V  N = 0.5 V   | Automotive-E                | _   |                    | 50  |      |
| t <sub>CDR</sub> <sup>[6]</sup> | Chip deselect to data retention time |   |                             | 0   | _                  | _   | ns   |
| t <sub>R</sub> <sup>[8]</sup>   | Operation recovery time              |   |                             | 70  | _                  | _   | ns   |

## **Data Retention Waveform**

Figure 3. Data Retention Waveform



- No input may exceed V<sub>CC</sub> + 0.3 V.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC</sub> Typ, T<sub>A</sub> = 25 °C, and t<sub>AA</sub> = 70 ns.
   Tested initially and after any design or process changes that may affect these parameters.



# **Switching Characteristics**

Over the Operating Range

| Parameter [9]     | Description                           | CY622 | 56VN-70 | 1114 |
|-------------------|---------------------------------------|-------|---------|------|
| Parameter [8]     | Description                           | Min   | Max     | Unit |
| Read Cycle        |                                       |       |         | •    |
| t <sub>RC</sub>   | Read cycle time                       | 70    | _       | ns   |
| t <sub>AA</sub>   | Address to data valid                 | _     | 70      | ns   |
| t <sub>OHA</sub>  | Data hold from address change         | 10    | _       | ns   |
| t <sub>ACE</sub>  | CE LOW to data valid                  | _     | 70      | ns   |
| t <sub>DOE</sub>  | OE LOW to data valid                  | _     | 35      | ns   |
| t <sub>LZOE</sub> | OE LOW to low Z <sup>[10]</sup>       | 5     | _       | ns   |
| t <sub>HZOE</sub> | OE HIGH to high Z <sup>[10, 11]</sup> | _     | 25      | ns   |
| t <sub>LZCE</sub> | CE LOW to low Z <sup>[10]</sup>       | 10    | _       | ns   |
| t <sub>HZCE</sub> | CE HIGH to high Z <sup>[10, 11]</sup> | _     | 25      | ns   |
| t <sub>PU</sub>   | CE LOW to power-up                    | 0     | _       | ns   |
| t <sub>PD</sub>   | CE HIGH to power-down                 | _     | 70      | ns   |
| Write Cycle [12   | 13]                                   | ·     |         | •    |
| t <sub>WC</sub>   | Write cycle time                      | 70    | _       | ns   |
| t <sub>SCE</sub>  | CE LOW to write end                   | 60    | _       | ns   |
| t <sub>AW</sub>   | Address setup to write end            | 60    | _       | ns   |
| t <sub>HA</sub>   | Address hold from write end           | 0     | _       | ns   |
| t <sub>SA</sub>   | Address setup to write start          | 0     | _       | ns   |
| t <sub>PWE</sub>  | WE pulse width                        | 50    | _       | ns   |
| t <sub>SD</sub>   | Data setup to write end               | 30    | _       | ns   |
| t <sub>HD</sub>   | Data hold from write end              | 0     | _       | ns   |
| t <sub>HZWE</sub> | WE LOW to high Z <sup>[10, 11]</sup>  | _     | 25      | ns   |
| t <sub>LZWE</sub> | WE HIGH to low Z <sup>[10]</sup>      | 10    | _       | ns   |

#### Notes

<sup>9.</sup> Test conditions assume signal transition time of 5 ns or less timing reference levels of V<sub>CC</sub>/2, input pulse levels of 0 to V<sub>CC</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 100-pF load capacitance.

<sup>10.</sup> At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> for any device.

11. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.

12. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

13. The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



# **Switching Waveforms**

Figure 4. Read Cycle No. 1 [14, 15]




Figure 5. Read Cycle No. 2 [15, 16]





Figure 6. Write Cycle No. 1 (WE Controlled) [17, 18, 19]



#### Notes

- Notes

  14. Device is continuously selected. OE, CE = V<sub>IL</sub>.

  15. WE is HIGH for read cycle.

  16. Address valid prior to or coincident with CE transition LOW.

  17. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

  18. Data I/O is high impedance if OE = V<sub>IL</sub>.

  19. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high impedance state.

  20. During this period, the I/Os are in output state and input signals should not be applied.

- 20. During this period, the I/Os are in output state and input signals should not be applied.



## Switching Waveforms (continued)

Figure 7. Write Cycle No. 2 ( $\overline{\text{CE}}$  Controlled) [21, 22, 23]





Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [23, 24]




#### Notes

<sup>21.</sup> The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

<sup>22.</sup> Data I/O is high impedance if  $\overline{OE} = V_{|H:...}$ 23. If  $\overline{CE}$  goes HIGH simultaneously with WE HIGH, the output remains in a high impedance state.
24. The minimum write cycle time for write cycle #3 (WE controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .
25. During this period, the I/Os are in output state and input signals should not be applied.





# **Typical DC and AC Characteristics**





# **Typical DC and AC Characteristics** (continued)





## **Truth Table**


| CE | WE | OE | Inputs/Outputs | Mode                      | Power                      |
|----|----|----|----------------|---------------------------|----------------------------|
| Н  | Х  | X  | High Z         | Deselect/power-down       | Standby (I <sub>SB</sub> ) |
| L  | Н  | L  | Data out       | Read                      | Active (I <sub>CC</sub> )  |
| L  | L  | Х  | Data in        | Write                     | Active (I <sub>CC</sub> )  |
| L  | Н  | Н  | High Z         | Deselect, output disabled | Active (I <sub>CC</sub> )  |



# **Ordering Information**

| Speed (ns) | Ordering Code      | Package<br>Diagram | Package Type                                | Operating<br>Range |
|------------|--------------------|--------------------|---|--------------------|
| 70         | CY62256VNLL-70ZXC  | 51-85071           | 28-pin TSOP I (Pb-free)                     | Commercial         |
|            | CY62256VNLL-70SNXI | 51-85092           | 28-pin SNC (300 Mils) Narrow Body (Pb-free) | Industrial         |
|            | CY62256VNLL-70ZXI  | 51-85071           | 28-pin TSOP I (Pb-free)                     |                    |
|            | CY62256VNLL-70ZRXI | 51-85074           | 28-pin Reverse TSOP I (Pb-free)             |                    |
|            | CY62256VNLL-70SNXE | 51-85092           | 28-pin SNC (300 Mils) Narrow Body (Pb-free) | Automotive-E       |
|            | CY62256VNLL-70ZXE  | 51-85071           | 28-pin TSOP I (Pb-free)                     |                    |

### **Ordering Code Definitions**





# **Package Diagrams**

Figure 9. 28-pin SNC (300 Mils) SN28.3 (Narrow Body) Package Outline, 51-85092





Figure 10. 28-pin TSOP 1 (8  $\times$  13.4  $\times$  1.2 mm) Z28 (Standard) Package Outline, 51-85071




Document Number: 001-06512 Rev. \*F



# **Package Diagrams**

Figure 11. 28-pin TSOP I (8 x 13.4 mm) Package Outline - Reverse, 51-85074



51-85074 \*G



# **Acronyms**

| Acronym | Description                             |
|---------|---|
| CMOS    | Complementary Metal Oxide Semiconductor |
| I/O     | Input/Output                            |
| SRAM    | Static Random Access Memory             |
| TSOP    | Thin Small Outline Package              |
| VFBGA   | Very Fine-Pitch Ball Grid Array         |

# **Document Conventions**

## **Units of Measure**

| Symbol | Unit of Measure |  |
|--------|-----------------|--|
| °C     | degree Celsius  |  |
| μΑ     | microampere     |  |
| mA     | milliampere     |  |
| MHz    | megahertz       |  |
| ns     | nanosecond      |  |
| Ω      | ohm             |  |
| pF     | picofarad       |  |
| V      | volt            |  |
| W      | watt            |  |



# **Document History Page**

| Document Title: CY62256VN, 256-Kbit (32 K × 8) Static RAM Document Number: 001-06512 |         |                    |                    |   |
|--|---------|--------------------|--------------------|---|
| Revision   | ECN     | Orig. of<br>Change | Submission<br>Date | Description of Change   |
| **   | 426504  | NXR                | See ECN            | New data sheet  |
| *A   | 488954  | NXR                | See ECN            | Added Automotive product Updated ordering Information table   |
| *B   | 2769239 | VKN/AESA           | 09/25/09           | Corrected V <sub>IL</sub> description in the Electrical Characteristics table   |
| *C   | 2901521 | AJU                | 03/30/2010         | Removed inactive parts from Ordering Information. Updated Package Diagram.  |
| *D   | 3119519 | AJU                | 01/04/2011         | Updated Ordering Information. Added Ordering Code Definitions.  |
| *E   | 3329873 | RAME               | 07/27/11           | Updated template and styles according to current Cypress standards. Added acronyms and units. Removed reference to AN1064 SRAM system guidelines. Updated operation recovery time parameter under Data Retention Characteristics on page 6. |
| *F   | 4122787 | VINI               | 09/13/2013         | Updated Package Diagrams:<br>spec 51-85092 – Changed revision from *C to *E. Updated in new template.   |
|  |         |                    |                    | Completing Sunset Review.   |



# Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers Interface

**Lighting & Power Control** 

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2006-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.