

5A, 600V N-CHANNEL MOSFET


GENERAL DESCRIPTION

SVF5N60T/F/D/MJ is an N-channel enhancement mode power MOS field effect transistor which is produced using Silan proprietary F-Cell™ structure VDMOS technology. The improved planar stripe cell and the improved guard ring terminal have been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.


These devices are widely used in AC-DC power suppliers, DC-DC converters and H-bridge PWM motor drivers.

FEATURES

- * 5A,600V, $R_{DS(on)} \text{ typ} = 1.88\Omega @ V_{GS} = 10V$
- * Low gate charge
- * Low Crss
- * Fast switching
- * Improved dv/dt capability



NOMENCLATURE



ORDERING INFORMATION

Part No.	Package	Marking	Material	Packing
SVF5N60T	TO-220-3L	SVF5N60T	Pb free	Tube
SVF5N60F	TO-220F-3L	SVF5N60F	Pb free	Tube
SVF5N60D	TO-252-2L	SVF5N60D	Pb free	Tube
SVF5N60DTR	TO-252-2L	SVF5N60D	Pb free	Tape & Reel
SVF5N60MJ	TO-251J-3L	SVF5N60MJ	Pb free	Tube

ABSOLUTE MAXIMUM RATINGS (T_c=25°C unless otherwise noted)

Characteristics	Symbol	Ratings		Unit
		SVF5N60T/D/MJ	SVF5N60F	
Drain-Source Voltage	V _{DS}	600		V
Gate-Source Voltage	V _{GS}	±30		V
Drain Current	T _C =25°C	I _D	5	A
	T _C =100°C		3.1	
Drain Current Pulsed	I _{DM}	20		A
Power Dissipation(T _C =25°C) -Derate above 25°C	P _D	120	40	W
		0.96	0.32	W/°C
Single Pulsed Avalanche Energy (Note 1)	E _{AS}	242		mJ
Operation Junction Temperature Range	T _J	-55~+150		°C
Storage Temperature Range	T _{stg}	-55~+150		°C

THERMAL CHARACTERISTICS

Characteristics	Symbol	Ratings				Unit
		SVF5N 60T	SVF5N 60D	SVF5N 60MJ	SVF5N 60F	
Thermal Resistance, Junction-to-Case	R _{θJC}	1.04	1.04	1.00	3.13	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	62.5	110	110	120	°C/W

ELECTRICAL CHARACTERISTICS (T_c=25°C unless otherwise noted)

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	B _{VDSS}	V _{GS} =0V, I _D =250μA	600	--	--	V
Drain-Source Leakage Current	I _{DSS}	V _{DS} =600V, V _{GS} =0V	--	--	1.0	μA
Gate-Source Leakage Current	I _{GSS}	V _{GS} =±30V, V _{DS} =0V	--	--	±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} , I _D =250μA	2.0	--	4.0	V
Static Drain- Source On State Resistance	R _{DS(on)}	V _{GS} =10V, I _D =2.5A	--	1.88	2.15	Ω
Input Capacitance	C _{iss}	V _{DS} =25V, V _{GS} =0V, f=1.0MHZ	--	479.8	--	pF
Output Capacitance	C _{oss}		--	62.7	--	
Reverse Transfer Capacitance	C _{rss}		--	2.1	--	
Turn-on Delay Time	t _{d(on)}	V _{DD} =300V, I _D =5.0A, R _G =25Ω (Note 2,3)	--	14.93	--	ns
Turn-on Rise Time	t _r		--	28.40	--	
Turn-off Delay Time	t _{d(off)}		--	28.27	--	
Turn-off Fall Time	t _f		--	21.73	--	
Total Gate Charge	Q _g	V _{DS} =480V, I _D =5.0A, V _{GS} =10V (Note 2,3)	--	9.27	--	nC
Gate-Source Charge	Q _{gs}		--	2.79	--	
Gate-Drain Charge	Q _{gd}		--	3.37	--	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	I _S	Integral Reverse P-N Junction Diode in the MOSFET	--	--	5	A
Pulsed Source Current	I _{SM}		--	--	20	
Diode Forward Voltage	V _{SD}	I _S =5.0A, V _{GS} =0V	--	--	1.4	V
Reverse Recovery Time	T _{rr}	I _S =5.0A, V _{GS} =0V, dI _F /dt=100A/μs	--	190	--	ns
Reverse Recovery Charge	Q _{rr}		--	0.53	--	μC

Notes:

1. L=30 mH, I_{AS}=3.78A, V_{DD}=70V, R_G=25Ω, starting T_J=25°C;
2. Pulse Test: Pulse width ≤300μs, Duty cycle≤2%;
3. Essentially independent of operating temperature.



TYPICAL CHARACTERISTICS

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs.
Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage
Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics





TYPICAL CHARACTERISTICS(continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-resistance Variation vs. Temperature




Figure 9-1. Max. Safe Operating Area(SVF5N60T/D/MJ)




Figure 9-2. Max. Safe Operating Area(SVF5N60F)









Figure 10. Maximum Drain Current vs. Case Temperature



TYPICAL TEST CIRCUIT




PACKAGE OUTLINE



PACKAGE OUTLINE (continued)

TO-252-2L


UNIT: mm




NOTE1 : There are two conditions for this position:has an eject pin or has no eject pin.

TO-220-3L

UNIT: mm



PACKAGE OUTLINE (continued)



Disclaimer:

- Silan reserves the right to make changes to the information herein for the improvement of the design and performance without further notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- All semiconductor products malfunction or fail with some probability under special conditions. When using Silan products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply with the safety standards strictly and take essential measures to avoid situations in which a malfunction or failure of such Silan products could cause loss of body injury or damage to property.
- Silan will supply the best possible product for customers!

ATTACHMENT

Revision History

Date	REV	Description	Page
2011.02.11	1.0	Original	
2011.07.04	1.1	Add the package of TO-251J-3L	
2011.09.13	1.2	Update the package outline of TO-220-3L	