20-Din 71D

ataShe



# **DRAM**

# 1 MEG x 1 DRAM

STANDARD OR LOW POWER, EXTENDED REFRESH

40 Din DID

### **FEATURES**


- 512-cycle refresh in 8ms (MT4C1024) or 64ms (MT4C1024 L)
- Industry-standard x1 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply
- Low power, 0.8mW standby; 175mW active, typical
- All inputs, outputs and clocks are TTL-compatible
- FAST PAGE MODE access cycle
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR), HIDDEN and Extended (MT4C1024 L)
- Low CMOS Standby Current, 200μA maximum (MT4C1024 L)

OPTIONS	MARKING		
<ul><li>Timing 60ns access</li><li>70ns access</li><li>80ns access</li></ul>	-6 -7 -8		
<ul> <li>Packages         Plastic DIP (300 mil)         Plastic SOJ (300 mil)         Plastic ZIP (350 mil)     </li> </ul>	None DJ Z	DataSheet4U	com
<ul> <li>Version</li> <li>1,024-cycle refresh in 8ms</li> <li>1,024-cycle refresh in 64ms</li> </ul>	None L		

# PIN ASSIGNMENT (Top View)

		A-1)	IF	20	(DB-1)
D ( WE ( RAS ( **TF ( A0 ( A1 ( A2 ( A3 (	3 4 5 6 7 8	17 16 15 14 13 12	] Vss ] Q ] CAS ] A9* ] A8 ] A7 ] A6	Vcc A5	7 -: 4 Vss 7 -: 6 WE 9 -: 8 TF** 9 -: 10 NC 11 -: 12 A1 13 -: 14 A3 15 -: 16 A4 17 -: 18 A6
Vcc [	] 9	10	] A4	, ,,	"   120 A8

# 20/26-Pin SOJ (DC-1)



\*Address not used for RAS ONLY REFRESH

\*\*TF = Test Function; Vin must not exceed Vcc+1V for normal operation.

### **GENERAL DESCRIPTION**

Part Number Example: MT4C1024DJ-7 L

The MT4C1024(L) is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time.  $\overline{RAS}$  is used to latch the first 10 bits and  $\overline{CAS}$  the latter 10 bits. READ and WRITE cycles are selected with the  $\overline{WE}$  input. A logic HIGH on  $\overline{WE}$  dictates READ mode while a logic LOW on  $\overline{WE}$  dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs last. If  $\overline{WE}$  goes LOW prior to  $\overline{CAS}$  going LOW, the output pin, data-out (Q),

remains open (High-Z) until the next  $\overline{CAS}$  cycle. If  $\overline{WE}$  goes LOW after data reaches the output pin, Q is activated and retains the selected cell data as long as  $\overline{CAS}$  remains LOW (regardless of  $\overline{WE}$  or  $\overline{RAS}$ ). This late  $\overline{WE}$  pulse results in a READ WRITE cycle.

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by RAS followed by a column-address strobed-in by CAS. CAS may be toggled by holding RAS LOW and

M14C1024(L) REV. 4/94 Micron Semiconductor, Inc., reserves the right to change products or specifications without notice

www.DataSheet4U.com




strobing-in different column-addresses, thus executing faster memory cycles. Returning  $\overline{RAS}$  HIGH terminates the FAST PAGE MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS HIGH time. Memory cell data is retained in its correct

state by maintaining power and executing any  $\overline{RAS}$  cycle (READ, WRITE) or  $\overline{RAS}$  REFRESH cycle ( $\overline{RAS}$  ONLY, CBR, or HIDDEN) so that all 512 combinations of  $\overline{RAS}$  addresses (A0-A8) are executed at least every 8ms for the MT4C1024 or 64ms for the MT4C1024 L, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic  $\overline{RAS}$  addressing.

# FUNCTIONAL BLOCK DIAGRAM LOW POWER, FAST PAGE MODE



- \*NOTE: 1. If WE goes LOW prior to CAS going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
  - 2. If CAS goes LOW prior to WE going LOW, EW detection circuit output is a LOW (LATE WRITE).

MT4C1024(L) REV. 4/94

ficrori Semiconductor, Inc., reserves the right to change products or specifications without notice.

Sheet4U.com

www.DataSheet4U.com



# TRUTH TABLE

					ADDRE	ESSES	DA	TA
FUNCTION		RAS	CAS	WE	<sup>t</sup> R	Ĵ	D (Data-In)	Q (Data-Out)
Standby		Н	H→X	Х	Х	Х	"don't care"	High-Z
READ		L	L	Н	ROW	COL	"don't care"	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In	High-Z
READ WRITE		L	L	H→L	ROW	COL	Data-In	Data-Out
FAST-PAGE-MODE	1st Cycle	L	H→L	Н	ROW	COL	"don't care"	Data-Out
READ	2nd Cycle	L	H→L	Н	n/a	COL	"don't care"	Data-Out
FAST-PAGE-MODE	1st Cycle	L	H→L	L	ROW	COL	Data-In	High-Z
EARLY-WRITE	2nd Cycle	L	H→L	L	n/a	COL	Data-In	High-Z
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	ROW	COL	Data-In	Data-Out
READ-WRITE	2nd Cycle	L	H→L	H→L	n/a	COL	Data-In	Data-Out
RAS ONLY REFRESH		L	Ι	X	ROW	n/a	"don't care"	High-Z
HIDDEN	READ	L→H→L	L	H	ROW	COL	"don't care"	Data-Out
REFRESH	WRITE	L→H→L	L	L	ROW	COL	Data-In	High-Z
CBR REFRESH		H→L	L	Х	Х	X	"don't care"	High-Z
Extended Refresh (MT4C1024 L only)		H→L	L	Х	X	Х	"don't care"	High-Z

et4U.com

DataSheet4U.com

DataShee



# DRAN

# **ABSOLUTE MAXIMUM RATINGS\***

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(Notes: 1, 6, 7) ( $Vcc = +5V \pm 10\%$ )

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	٧	
Input High (Logic 1) Voltage, all inputs	ViH	2.4	Vcc+1	V	
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	0.8	V	
INPUT LEAKAGE CURRENT  Any inputs 0V ≤ VIN ≤ 6.5V  (All other pins not under test = 0V)	lı	-2	2	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vouт ≤ 5.5V)	loz	-10	10	μА	
OUTPUT LEVELS Output High Voltage (lout = -5mA)	Vон	2.4		٧	
Output Low Voltage (lour = 4.2mA)	Vol		0.4	V	

et4U.com

DataSheet4U.com

				MAX		]	
PARAMETER/CONDITION	VERSION	SYMBOL	-6	-7	-8	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = ViH)		lcc1	2	2	2	mA	
STANDBY CURRENT: (CMOS)	MT4C1024	lcc2	1	1	1	mA	
(RAS = CAS = Vcc -0.2V)	MT4C1024 L	ICC2	200	200	200	μΑ	l
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Single Address Cycling: <sup>t</sup> RC = <sup>t</sup> RC [MIN])		lcc3	90	80	70	mA	3, 4, 26
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = VIL, CAS, Address Cycling: PC = PC [MIN])		Icc4	70	60	50	mA	3, 4, 26
REFRESH CURRENT: RAS ONLY Average power supply current (RAS Cycling, CAS = Vih: TRC = TRC [MIN])		lccs	90	80	70	mA	3, 26
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: <sup>†</sup> RC = <sup>†</sup> RC [MIN])		lcc6	90	80	70	mA	3, 5
REFRESH CURRENT: Extended Average power supply current during Extended Refresh:  CAS = 0.2V or CBR cycling; RAS = tRAS (MIN) to1µs;  WE, A0-A9 and DIN = Vcc -0.2V or 0.2V (DIN may be left open); tRC = 125µs (512 rows at 125µs = 64ms)	MT4C1024 L	lcc7	200	200	200	μА	3, 5, 24

MT4C1024(L) REV. 4/94 Micron Semiconductor, Inc., reserves the right to change products or specifications without notice

www.DataSheet4U.com

DataShe

# **CAPACITANCE**

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9, D	Ci1		5	pF	2
Input Capacitance: RAS, CAS, WE	Ci2		7	pF	2
Output Capacitance: Q	Co		7	pF	2

# ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $Vcc = +5.0V \pm 10\%$ )

AC CHARACTERISTICS		-6	;		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES	
Random READ or WRITE cycle time	¹RC	110		130		150		ns		
READ WRITE cycle time	<sup>t</sup> RWC	135		155		175		ns		
FAST-PAGE-MODE READ	1PC	35		40		45		ns		
or WRITE cycle time	1									l
FAST-PAGE-MODE READ-WRITE	<sup>t</sup> PRWC	60		65		70		ns		
cycle time	1									
Access time from RAS	†RAC		60		70		80	ns	14	1
Access time from CAS	'CAC		20		20		20	ns	15	l
Access time from column-address	<sup>t</sup> AA		30		35		40	ns		1
Access time from CAS precharge	<sup>t</sup> CPA		35		40		45	ns		
RAS pulse width	<sup>I</sup> RAS	60	100,000	70	100,000	80	100,000	ns		
RAS pulse width (FAST PAGE MODE)	<sup>t</sup> RASP	60	100,000	70	100,000	80	100,000	ns		1
RAS hold time	<sup>t</sup> RSH	<b>20</b> Jata	aSheet4U	.COI20		20		ns		)ata
RAS precharge time	<sup>t</sup> RP	40		50		60		ns		
CAS pulse width	¹CAS	20	100,000	20	100,000	20	100,000	ns		1
CAS hold time	<sup>1</sup> CSH	60	·	70		80		ns		1
CAS precharge time (CBR REFRESH)	<sup>1</sup> CPN	10		10		10		ns	16	1
CAS precharge time (FAST PAGE MODE)	<sup>†</sup> CP	10		10		10		ns		1
RAS to CAS delay time	<sup>t</sup> RCD	20	40	20	50	20	60	ns	17	1
CAS to RAS precharge time	<sup>t</sup> CRP	5		5		5		ns		1
Row-address setup time	<sup>t</sup> ASR	0		0		0		ns		4
Row-address hold time	¹RAH	10		10		10		ns		
RAS to column-	¹RAD	15	30	15	35	15	40	ns	18	
address delay time			<u> </u>	<u> </u>						_
Column-address setup time	¹ASC	0		0		0		ns		
Column-address hold time	<sup>t</sup> CAH	15		15		15	1	ns		4
Column-address hold time (referenced to RAS)	tAR.	45		55		60		ns		
Column-address to RAS lead time	¹RAL	30		35		40		ns		
Read command setup time	†RCS	0	<b>T</b>	0		0		ns		╛
Read command hold time (referenced to CAS)	<sup>t</sup> RCH	0		0		0		ns	19	
Read command hold time (referenced to RAS)	¹RRH	0		0		0		ns	19	
CAS to output in Low-Z	¹CLZ	0	1	0		0		ns		
Output buffer turn-off delay	¹OFF	3	20	3	20	3	20	ns	20, 25	
WE command setup time	wcs	0		0		0		ns	21	

MT4C1024(L) REV. 4/94

Aicron Semiconductor, Inc., reserves the right to change products or specifications without nonce ©1994, Micron Semiconductor, Inc.

www.DataSheet4U.com

\_1

DataSheet4U.com

et4U.com



# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $Vcc = +5V \pm 10\%$ )

DRAM

AC CHARACTERISTICS		-	6	-7			-8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time	¹WCH	10		15		15		ns	
Write command hold time (referenced to RAS)	*WCR	45		55		60		ns	
Write command pulse width	¹WP	10		15		15		ns	
Write command to RAS lead time	†RWL	20		20		20		ns	
Write command to CAS lead time	<sup>1</sup> CWL	20		20		20		ns	
Data-in setup time	<sup>t</sup> DS	0		0		0		ns	22
Data-in hold time	HQ <sup>†</sup>	15		15		15		ns	22
Data-in hold time (referenced to RAS)	*DHR	45		55		60		ns	
RAS to WE delay time	†RWD	60		70		80		ns	21
Column-address to WE delay time	¹AWD	30		35		40		ns	21
CAS to WE delay time	tCWD	15		20		20		ns	21
Transition time (rise or fall)	ч	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles) MT4C1024 / MT4C1024 L	¹REF		8/64		8/64		8 / 64	ms	
RAS to CAS precharge time	<sup>t</sup> RPC	0		0		0		ns	
CAS setup time (CBR REFRESH)	<sup>t</sup> CSR	10		10		10		ns	5
CAS hold time (CBR REFRESH)	*CHR	10 <sup>Data</sup>	aSheet4t	.com 15		15		ns	5

et4U.com

MT4C1024(L) REV. 4/94

licron Semiconductor, Inc., reserves the right to change products or specifications without notice

www.DataSheet4U.com

DataSheet4U.com

### **NOTES**

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. Vcc =  $5V \pm 10\%$ ; f = 1 MHz.
- Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- 5. Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
- 7. An initial pause of 100µs is required after power-up followed by any eight RAS cycles before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the REF refresh requirement is exceeded.
- 8. AC characteristics assume <sup>t</sup>T = 5ns.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- 10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 11. If  $\overline{\text{CAS}} = \text{Viri, data output is High-Z.}$
- 12. If CAS = Vπ, data output may contain data from the heet4U last valid READ cycle.
- Measured with a load equivalent to two TTL gates and 100pF.
- 14. Assumes that <sup>t</sup>RCD < <sup>t</sup>RCD (MAX). If <sup>t</sup>RCD is greater than the maximum recommended value shown in this table, <sup>t</sup>RAC will increase by the amount that <sup>t</sup>RCD exceeds the value shown.
- 15. Assumes that  ${}^{t}RCD \ge {}^{t}RCD$  (MAX).
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for <sup>t</sup>CPN.
- 17. Operation within the <sup>t</sup>RCD (MAX) limit ensures that <sup>t</sup>RAC (MAX) can be met. <sup>t</sup>RCD (MAX) is specified as

- a reference point only; if <sup>t</sup>RCD is greater than the specified <sup>t</sup>RCD (MAX) limit, then access time is controlled exclusively by <sup>t</sup>CAC.
- 18. Operation within the <sup>t</sup>RAD (MAX) limit ensures that <sup>t</sup>RAC (MIN) and <sup>t</sup>CAC (MIN) can be met. <sup>t</sup>RAD (MAX) is specified as a reference point only; if <sup>t</sup>RAD is greater than the specified <sup>t</sup>RAD (MAX) limit, then access time is controlled exclusively by <sup>t</sup>AA.
- 19. Either <sup>t</sup>RCH or <sup>t</sup>RRH must be satisfied for a READ cycle.
- 20. <sup>t</sup>OFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to Voн or Vol.
- 21. <sup>t</sup>WCS, <sup>t</sup>RWD, <sup>t</sup>AWD and <sup>t</sup>CWD are restrictive operating parameters in LATE WRITE, and READ-MODIFY-WRITE cycles only. If <sup>t</sup>WCS ≥ <sup>t</sup>WCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If <sup>t</sup>RWD ≥ <sup>t</sup>RWD (MIN), <sup>t</sup>AWD ≥ <sup>t</sup>AWD (MIN) and <sup>t</sup>CWD ≥ <sup>t</sup>CWD (MIN), the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the cycle is a LATE WRITE and the state of Q is indeterminate (at access time and until J. CAS goes back to Vih).
- 22. These parameters are referenced to CAS leading edge DataShelin EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW.
- 24. Extended refresh current is reduced as <sup>t</sup>RAS is reduced from its maximum specification during the extended refresh cycle.
- 25. The 3ns minimum is a parameter guaranteed by design.
- 26. Column-address changed once each cycle.

MT4C1024(L)

licron Semiconductor, Inc., reserves the right to change products or specifications without notice


www.DataSheet4U.com

1

et4U.com




## **READ CYCLE**



et4U.com

# **EARLY WRITE CYCLE**



RT4C1024(L) NEV. 4/94 ficron Semiconductor, Inc., reserves the right to change products or specifications without notice.

W UNDEFINED

www.DataSheet4U.com




DataShee

DataShee




# READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE CYCLES)



et4U.com

## **FAST-PAGE-MODE READ CYCLE**



MT4C1024(L) REV 4/94

ficron Semiconductor, Inc., reserves the right to change products or specifications without notice.


www.DataSheet4U.com

9


et4U.com



### **FAST-PAGE-MODE EARLY-WRITE CYCLE**



# FAST-PAGE-MODE READ-WRITE CYCLE (LATE WRITE and READ-MODIEY-WRITE CYCLES)



\*PC is for LATE WRITE only.

MT4C1024(L) REV. 4/94

Micron Semiconductor, Inc., reserves the right to change products or specifications without notice

www.DataSheet4U.com

DataSheet4U.com

DataSheet/III.com


DataShee

DataShe




# **RAS ONLY REFRESH CYCLE**

(ADDR = A0-A8; A9 and  $\overline{WE}$  = DON'T CARE)



# FAST-PAGE-MODE READ-EARLY-WRITE CYCLE (Pseudo READ-MODIFY-WRITE)



NOTE:

et4U.com

- 1. Do not drive data prior to tristate: <sup>t</sup>CPP(MIN) or <sup>t</sup>CP(whichever is greater) + <sup>t</sup>DS(MIN) + any guardband between data-out and driving the bus with the new data-in.
- 2. Assumes D and Q are tied together.

MT4C1024(L) REV. 4/94

icron Semiconductor, Inc., reserves the right to change products or specifications without notice


www.DataSheet4U.com

et4U.com




# **CBR REFRESH CYCLE**

(A0-A9 and  $\overline{WE}$  = DON'T CARE)




# EXTENDED REFRESH CYCLE (MT4C1024 L ONLY) (A0-A9 and WE = DON'T CARE)



# **HIDDEN REFRESH CYCLE 23** (WE = HIGH)

(READ)



MT4C1024(L) REV. 4/94

www.DataSheet4U.com

DataSheet4U.com