

# Precision Low Noise JFET Operational Amplifiers

## ISL28110, ISL28210

The ISL28110, ISL28210, are single and dual JFET amplifiers featuring low noise, high slew rate, low input bias current and offset voltage, making them the ideal choice for high impedance applications where precision and low noise are important. The combination of precision, low noise, and high speed combined with a small footprint provides the user with outstanding value and flexibility relative to similar competitive parts.

Applications for these amplifiers include precision medical and analytical instrumentation, sensor conditioning, precision power supply controls, industrial controls and photodiode amplifiers.

The ISL28110 single amplifier is available in the 8 Ld SOIC, TDFN, and MSOP packages. The ISL28210 dual amplifier is available in the 8 Ld SOIC and TDFN packages. All devices are offered in standard pin configurations and operate over the extended temperature range from -40°C to +125°C.

## Features


- Wide Supply Range ..... 9V to 40V
- Low Voltage Noise ..... 6nV/ $\sqrt{\text{Hz}}$
- Input Bias Current ..... 2pA
- High Slew Rate ..... 23V/ $\mu\text{s}$
- High Bandwidth ..... 12.5MHz
- Low Input Offset ..... 300 $\mu\text{V}$ , Max
- Offset Drift ..... Grade C 10 $\mu\text{V}/^{\circ}\text{C}$
- Low Current Consumption ..... 2.55mA
- Operating Temperature Range ..... -40°C to +125°C
- Small Package Offerings in Single, and Dual
- Pb-Free (RoHS compliant)

## Applications

- Precision Instruments
- Photodiode Amplifiers
- High Impedance Buffers
- Medical Instrumentation
- Active Filter Blocks
- Industrial Controls

## Related Literature

- [AN1594 ISL28210SOICEVAL1Z Evaluation Board User's Guide](#)



BASIC APPLICATION CIRCUIT - PHOTODIODE AMPLIFIER

FIGURE 1. TYPICAL APPLICATION





FIGURE 2. INPUT BIAS CURRENT vs COMMON MODE INPUT VOLTAGE


# ISL28110, ISL28210

## Pin Configurations




## Pin Descriptions


ISL28110 (8 LD TDFN)	ISL28110 (8 LD SOIC, 8 LD MSOP)	ISL28210 (8 LD TDFN)	ISL28210 (8 LD SOIC)	PIN NAME	EQUIVALENT CIRCUIT	DESCRIPTION
3	3	3	3	+IN A	Circuit 1	Amplifier A non-inverting input
2	2	2	2	-IN A	Circuit 1	Amplifier A inverting input
6	6	1	1	V <sub>OUT A</sub>	Circuit 2	Amplifier A output
4	4	4	4	V <sub>-</sub>	Circuit 3	Negative power supply
		5	5	+IN B	Circuit 1	Amplifier B non-inverting input
		6	6	-IN B	Circuit 1	Amplifier B inverting input
		7	7	V <sub>OUT B</sub>	Circuit 2	Amplifier B output
7	7	8	8	V <sub>+</sub>	Circuit 3	Positive power supply
1, 5, 8	1, 5, 8					No connect
PAD		PAD		PAD		Thermal Pad is electrically isolated from active circuitry. Pad can float, connect to Ground or to a potential source that is free from signals or noise sources.



CIRCUIT 1



CIRCUIT 2



CIRCUIT 3

**Ordering Information**

PART NUMBER (Notes 1, 2, 3)	PART MARKING	TCV <sub>OS</sub> ( $\mu$ V/ $^{\circ}$ C)	PACKAGE (Pb-free)	PKG. DWG. #
ISL28110FBZ	28110 FBZ -C	10 (C Grade)	8 Ld SOIC	M8.15E
ISL28210FBZ	28210 FBZ -C	10 (C Grade)	8 Ld SOIC	M8.15E
Coming Soon ISL28110FRTZ	-C 8110	10 (C Grade)	8 Ld TDFN	L8.3x3A
Coming Soon ISL28210FRTZ	-C 8210	10 (C Grade)	8 Ld TDFN	L8.3x3A
Coming Soon ISL28110FRTBZ	8110	4 (B Grade)	8 Ld TDFN	L8.3x3A
Coming Soon ISL28210FRTBZ	8210	4 (B Grade)	8 Ld TDFN	L8.3x3A
Coming Soon ISL28110FBBZ	28110 FBZ -C	4 (B Grade)	8 Ld SOIC	M8.15E
Coming Soon ISL28210FBBZ	28210 FBZ	4 (B Grade)	8 Ld SOIC	M8.15E
Coming Soon ISL28110FUBZ	8110Z	4 (B Grade)	8 Ld MSOP	M8.118
Coming Soon ISL28110FUZ	8110Z	10 (C Grade)	8 Ld MSOP	M8.118
ISL28210SOICEVAL1Z	Evaluation Board			

## NOTES:

1. Add “-T\*” suffix for tape and reel. Please refer to [TB347](#) for details on reel specifications..
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for [ISL28110, ISL28210](#). For more information on MSL please see techbrief [TB363](#).

# ISL28110, ISL28210

## Absolute Voltage Ratings

Maximum Supply Voltage .....	42V
Maximum Supply Turn On Voltage Slew Rate .....	1V/us
Maximum Differential Input Voltage .....	33V
Min/Max Input Voltage .....	V <sub>-</sub> - 0.5V to V <sub>+</sub> + 0.5V
Max/Min Input Current for Input Voltage >V <sub>+</sub> or <V <sub>-</sub> .....	±20mA
Output Short-Circuit Duration (1 output at a time) .....	Indefinite
ESD Ratings	
Human Body Model .....	4000V
Machine Model .....	400V
Charged Device Model.....	2000V

## Thermal Information

Thermal Resistance (Typical)	θ <sub>JA</sub> (°C/W)	θ <sub>Jc</sub> (°C/W)
8 Ld SOIC (Notes 5, 7)		
ISL28110.....	125	70
ISL28210.....	120	50
8 Ld TDFN (Notes 4, 6)		
ISL28110.....	48	7.8
ISL28210.....	46	4.5
8 Ld MSOP (Notes 5, 7)		
ISL28110.....	158	60
Ambient Operating Temperature Range .....	-40°C to +125°C	
Storage Temperature Range.....	-65°C to +150°C	
Operating Junction Temperature .....	+150°C	
Pb-Free Reflow Profile .....	see link below	
		<a href="http://www.intersil.com/pbfree/Pb-FreeReflow.asp">http://www.intersil.com/pbfree/Pb-FreeReflow.asp</a>

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

### NOTES:

4. θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
5. θ<sub>JA</sub> is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
6. For θ<sub>Jc</sub>, the "case temp" location is the center of the exposed metal pad on the package underside.
7. For θ<sub>Jc</sub>, the "case temp" location is taken at the package top center.

## Electrical Specifications

V<sub>S</sub> = ±5V, V<sub>CM</sub> = 0, V<sub>OUT</sub> = 0V, T<sub>A</sub> = +25°C, unless otherwise noted. **Boldface** limits apply over the operating temperature range, -40°C to +125°C.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNITS
<b>INPUT CHARACTERISTICS</b>						
V <sub>OS</sub>	Input Offset Voltage		-300		300	µV
		-40°C ≤ T <sub>A</sub> ≤ +125°C	<b>-1300</b>		<b>1300</b>	µV
TCV <sub>os</sub>	Input Offset Voltage Temperature Coefficient	-40°C ≤ T <sub>A</sub> ≤ +125°C		<b>1</b>	<b>10</b>	µV/°C
I <sub>B</sub>	Input Bias Current ISL28110		-2	±0.3	2	pA
		-40°C < T <sub>A</sub> < +60°C	-5.3		5.3	pA
		-40°C < T <sub>A</sub> < +85°C	-36		36	pA
		-40°C ≤ T <sub>A</sub> ≤ +125°C	<b>-235</b>		<b>235</b>	pA
	Input Bias Current ISL28210		-2	±0.3	2	pA
		-40°C < T <sub>A</sub> < +60°C	-4.5		4.5	pA
		-40°C < T <sub>A</sub> < +85°C	-50		50	pA
		-40°C ≤ T <sub>A</sub> ≤ +125°C	<b>-245</b>		<b>245</b>	pA
I <sub>OS</sub>	Input Offset Current ISL28110		-1	±0.15	1	pA
		-40°C < T <sub>A</sub> < +60°C	-2.25		2.25	pA
		-40°C < T <sub>A</sub> < +85°C	-30		30	pA
		-40°C ≤ T <sub>A</sub> ≤ +125°C	<b>-105</b>		<b>105</b>	pA
	Input Offset Current ISL28210		-1	±0.15	1	pA
		-40°C < T <sub>A</sub> < +60°C	-3.5		3.5	pA
		-40°C < T <sub>A</sub> < +85°C	-32		32	pA
		-40°C ≤ T <sub>A</sub> ≤ +125°C	<b>-245</b>		<b>245</b>	pA
C <sub>IN-DIFF</sub>	Differential Input Capacitance			8.3		pF
C <sub>IN-CM</sub>	Common Mode Input Capacitance			<b>11.8</b>		pF

# ISL28110, ISL28210

**Electrical Specifications**  $V_S = \pm 5V$ ,  $V_{CM} = 0$ ,  $V_{OUT} = 0V$ ,  $T_A = +25^\circ C$ , unless otherwise noted. **Boldface** limits apply over the operating temperature range,  $-40^\circ C$  to  $+125^\circ C$ . (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNITS
$R_{IN-DIFF}$	Differential Input Resistance			530		$\text{G}\Omega$
$R_{IN-CM}$	Common Mode Input Resistance			560		$\text{G}\Omega$
$V_{CMIR}$	Common Mode Input Voltage Range	Guaranteed by CMRR test	$V_+ + 1.5$		$V_+ - 1.5$	V
			<b><math>V_- + 2.5</math></b>		<b><math>V_- - 2.5</math></b>	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = -3.5V$ to $+3.5V$		90		dB
		$V_{CM} = -2.5V$ to $+2.5V$	<b>88</b>	<b>100</b>		dB
$A_{VOL}$	Open-loop Gain	$R_L = 10\text{k}\Omega$ to ground $V_0 = -3V$ to $+3V$	104	108		dB
			<b>103</b>			dB
<b>DYNAMIC PERFORMANCE</b>						
GBWP	Gain-bandwidth Product	$G = 100$ , $R_L = 100\text{k}\Omega$ , $C_L = 4\text{pF}$	11	12.5		MHz
SR	Slew Rate, $V_{OUT}$ 20% to 80%	$G = -1$ , $R_L = 2\text{k}\Omega$ , 4V Step		20		$\text{V}/\mu\text{s}$
THD+N	Total Harmonic Distortion + Noise	$G = 1$ , $f = 1\text{kHz}$ , $4V_{P-P}$ $R_L = 2\text{k}\Omega$		0.0002		%
		$G = 1$ , $f = 1\text{kHz}$ , $4V_{P-P}$ $R_L = 600\Omega$		0.0003		%
$t_s$	Settling Time to 0.1% 4V Step; 10% to $V_{OUT}$	$A_V = 1$ , $V_{OUT} = 4V_{P-P}$ $R_L = 2\text{k}\Omega$ to $V_{CM}$		0.4		$\mu\text{s}$
	Settling Time to 0.01% 4V Step; 10% to $V_{OUT}$	$A_V = 1$ , $V_{OUT} = 4V_{P-P}$ $R_L = 2\text{k}\Omega$ to $V_{CM}$		1		$\mu\text{s}$
<b>NOISE PERFORMANCE</b>						
$e_{nPP}$	Peak-to-Peak Input Voltage Noise	0.1Hz to 10Hz		580		$\text{nV}_{P-P}$
$e_n$	Input Voltage Noise Spectral Density	$f = 10\text{Hz}$		14		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 100\text{Hz}$		7		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 1\text{kHz}$		6		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 10\text{kHz}$		6		$\text{nV}/\sqrt{\text{Hz}}$
$i_n$	Input Current Noise Spectral Density	$f = 1\text{kHz}$		9		$\text{fA}/\sqrt{\text{Hz}}$
<b>OUTPUT CHARACTERISTICS</b>						
$V_{OL}$	Output Voltage Low, $V_{OUT}$ to $V_-$	$R_L = 10\text{k}\Omega$		0.8	1.0	V
					<b>1.1</b>	V
		$R_L = 2\text{k}\Omega$		0.9	1.1	V
					<b>1.2</b>	V
$V_{OH}$	Output Voltage High, $V_+$ to $V_{OUT}$	$R_L$ to GND = $10\text{k}\Omega$		0.8	1.0	V
					<b>1.1</b>	V
		$R_L$ to GND = $2\text{k}\Omega$		0.9	1.1	V
					<b>1.2</b>	V
$I_{SC}$	Output Short Circuit Current	$R_L = 10\Omega$ to $V_+$ , $V_-$		$\pm 50$		mA
<b>POWER SUPPLY</b>						
$V_{SUPPLY}$	Supply Voltage Range	Guaranteed by PSRR	<b><math>\pm 4.5</math></b>		<b><math>\pm 20V</math></b>	V
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5V$ to $\pm 5V$	102	115		dB
			<b>100</b>			dB
$I_S$	Supply Current/Amplifier			2.5	2.9	mA
					<b>3.8</b>	mA

# ISL28110, ISL28210

**Electrical Specifications**  $V_S = \pm 15V$ ,  $V_{CM} = 0$ ,  $V_0 = 0V$ ,  $T_A = +25^\circ C$ , unless otherwise noted. **Boldface limits apply over the operating temperature range,  $-40^\circ C$  to  $+125^\circ C$ .**

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNITS
<b>INPUT CHARACTERISTICS</b>						
$V_{OS}$	Input Offset Voltage		-300		300	$\mu V$
		$-40^\circ C \leq T_A \leq +125^\circ C$	<b>-1300</b>		<b>1300</b>	$\mu V$
$TCV_{OS}$	Input Offset Voltage Temperature Coefficient (Grade C)	$-40^\circ C \leq T_A \leq +125^\circ C$		<b>1</b>	<b>10</b>	$\mu V/^\circ C$
$I_B$	Input Bias Current ISL28110		4.5	$\pm 2$	4.5	pA
		$-40^\circ C < T_A < +60^\circ C$	-25		25	pA
		$-40^\circ C < T_A < +85^\circ C$	-85		85	pA
		$-40^\circ C \leq T_A \leq +125^\circ C$	<b>-950</b>		<b>950</b>	pA
$I_B$	Input Bias Current ISL28210		5	$\pm 2$	5	pA
		$-40^\circ C < T_A < +60^\circ C$	-350		350	pA
		$-40^\circ C < T_A < +85^\circ C$	-700		700	pA
		$-40^\circ C \leq T_A \leq +125^\circ C$	<b>-3600</b>		<b>3600</b>	pA
$I_{OS}$	Input Offset Current ISL28110		-2.5	$\pm 0.5$	2.5	pA
		$-40^\circ C < T_A < +60^\circ C$	-25		25	pA
		$-40^\circ C < T_A < +85^\circ C$	-85		85	pA
		$-40^\circ C \leq T_A \leq +125^\circ C$	<b>-650</b>		<b>650</b>	pA
$I_{OS}$	Input Offset Current ISL28210		-2.5	$\pm 0.5$	2.5	pA
		$-40^\circ C < T_A < +60^\circ C$	-285		285	pA
		$-40^\circ C < T_A < +85^\circ C$	-445		445	pA
		$-40^\circ C \leq T_A \leq +125^\circ C$	<b>-2000</b>		<b>2000</b>	pA
$C_{IN-DIFF}$	Differential Input Capacitance			8.3		pF
$C_{IN-CM}$	Common Mode Input Capacitance			<b>11.8</b>		pF
$R_{IN-DIFF}$	Differential Input Resistance			530		GΩ
$R_{IN-CM}$	Common Mode Input Resistance			560		GΩ
$V_{CMIR}$	Common Mode Input Voltage Range	Guaranteed by CMRR test	<b><math>V_- + 1.5</math></b>		<b><math>V_+ - 1.5</math></b>	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = -13.5V$ to $+13.5V$	<b>80</b>	<b>100</b>		dB
$A_{VOL}$	Open-loop Gain	$R_L = 10k\Omega$ to ground $V_0 = -12.5V$ to $+12.5V$	107	109		dB
		$-40^\circ C \leq T_A \leq +125^\circ C$	<b>106</b>			dB
<b>DYNAMIC PERFORMANCE</b>						
GBWP	Gain-bandwidth Product	$G = 100$ , $R_L = 100k\Omega$ , $C_L = 4pF$	<b>11</b>	12.5		MHz
SR	Slew Rate, $V_{OUT}$ 20% to 80%	$G = -1$ , $R_L = 2k\Omega$ , 10V Step		20		V/ $\mu$ s
THD+N	Total Harmonic Distortion + Noise	$G = 1$ , $f = 1kHz$ , $10V_{P-P}$ , $R_L = 2k\Omega$		0.00025		%
		$G = 1$ , $f = 1kHz$ , $10V_{P-P}$ , $R_L = 600\Omega$		0.0003		%
$t_s$	Settling Time to 0.1% 10V Step; 10% to $V_{OUT}$	$A_V = 1$ , $V_{OUT} = 10V_{P-P}$ , $R_L = 2k\Omega$ to $V_{CM}$		1.3		$\mu$ s
	Settling Time to 0.01% 10V Step; 10% to $V_{OUT}$	$A_V = 1$ , $V_{OUT} = 10V_{P-P}$ , $R_L = 2k\Omega$ to $V_{CM}$		1.6		$\mu$ s

# ISL28110, ISL28210

**Electrical Specifications**  $V_S = \pm 15V$ ,  $V_{CM} = 0$ ,  $V_0 = 0V$ ,  $T_A = +25^\circ C$ , unless otherwise noted. **Boldface limits apply over the operating temperature range,  $-40^\circ C$  to  $+125^\circ C$ .** (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNITS
<b>NOISE PERFORMANCE</b>						
$e_{nPP}$	Peak-to-Peak Input Voltage Noise	0.1Hz to 10Hz		600		nV <sub>P-P</sub>
$e_n$	Input Voltage Noise Spectral Density	$f = 10Hz$		<b>18</b>		nV/ $\sqrt{Hz}$
		$f = 100Hz$		<b>7.8</b>		nV/ $\sqrt{Hz}$
		$f = 1kHz$		<b>6</b>		nV/ $\sqrt{Hz}$
		$f = 10kHz$		<b>6</b>		nV/ $\sqrt{Hz}$
$i_n$	Input Current Noise Spectral Density	$f = 1kHz$		9		fA/ $\sqrt{Hz}$
<b>OUTPUT CHARACTERISTICS</b>						
$V_{OL}$	Output Voltage Low, $V_{OUT}$ to $V_-$	$R_L = 10k\Omega$		0.8	<b>1.0</b>	V
					<b>1.1</b>	V
		$R_L = 2k\Omega$		0.9	<b>1.1</b>	V
					<b>1.2</b>	V
$V_{OH}$	Output Voltage High, $V_+$ to $V_{OUT}$	$R_L$ to GND = $10k\Omega$		0.8	<b>1.0</b>	V
					<b>1.1</b>	V
		$R_L$ to GND = $2k\Omega$		0.9	<b>1.1</b>	V
					<b>1.2</b>	V
$I_{SC}$	Output Short Circuit Current	$R_L = 10\Omega$ to $V_+$ . $V_-$		$\pm 50$		mA
<b>POWER SUPPLY</b>						
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5V$ to $\pm 20V$	<b>102</b>	<b>115</b>		dB
			<b>100</b>			dB
$I_S$	Supply Current/Amplifier			<b>2.55</b>	<b>3.1</b>	mA
					<b>3.9</b>	mA

**NOTE:**

8. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

## Typical Performance Curves

$V_S = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_L = \text{Open}$ ,  $T = +25^\circ C$ , unless otherwise specified.




FIGURE 3. INPUT OFFSET VOLTAGE ( $V_{OS}$ ) DISTRIBUTION




FIGURE 4.  $T_C V_{OS}$  DISTRIBUTION,  $-40^\circ C$  to  $+125^\circ C$




FIGURE 5. INPUT BIAS CURRENT ( $I_B$ ) VS SUPPLY VOLTAGE




FIGURE 6. ISL28110 INPUT BIAS CURRENT ( $I_B$ ) VS TEMPERATURE




FIGURE 7. ISL28210 INPUT BIAS CURRENT ( $I_B$ ) VS TEMPERATURE




FIGURE 8. ISL28110 INPUT OFFSET CURRENT ( $I_{OS}$ ) VS TEMPERATURE

## Typical Performance Curves

$V_S = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_L = \text{Open}$ ,  $T = +25^\circ C$ , unless otherwise specified. (Continued)




FIGURE 9. ISL28210 INPUT OFFSET CURRENT ( $I_{OS}$ ) vs TEMPERATURE,  $V_S = \pm 5V$




FIGURE 10. ISL28210 INPUT OFFSET CURRENT ( $I_{OS}$ ) vs TEMPERATURE,  $V_S = \pm 15V$




FIGURE 11. NORMALIZED INPUT BIAS CURRENT ( $I_B$ ) vs INPUT COMMON MODE VOLTAGE ( $V_{CM}$ ),  $V_S = \pm 5V$




FIGURE 12. NORMALIZED INPUT BIAS CURRENT ( $I_B$ ) vs INPUT COMMON MODE VOLTAGE ( $V_{CM}$ ),  $V_S = \pm 15V$




FIGURE 13. NORMALIZED INPUT OFFSET VOLTAGE ( $V_{OS}$ ) vs INPUT COMMON MODE VOLTAGE ( $V_{CM}$ ),  $V_S = \pm 5V$




FIGURE 14. NORMALIZED INPUT OFFSET VOLTAGE ( $V_{OS}$ ) vs INPUT COMMON MODE VOLTAGE ( $V_{CM}$ ),  $V_S = \pm 15V$

## Typical Performance Curves

$V_S = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_L = \text{Open}$ ,  $T = +25^\circ C$ , unless otherwise specified. (Continued)




FIGURE 15. INPUT NOISE VOLTAGE ( $e_n$ ) AND CURRENT ( $i_n$ ) VS FREQUENCY,  $V_S = \pm 5V$




FIGURE 16. INPUT NOISE VOLTAGE ( $e_n$ ) AND CURRENT ( $i_n$ ) VS FREQUENCY,  $V_S = \pm 18V$




FIGURE 17. 0.1Hz TO 10Hz  $V_{P-P}$  NOISE VOLTAGE,  $V_S = \pm 5V$




FIGURE 18. 0.1Hz TO 10Hz  $V_{P-P}$  NOISE VOLTAGE,  $V_S = \pm 18V$




FIGURE 19. THD+N VS FREQUENCY VS TEMPERATURE,  $A_V = 1, 10$ ,  $V_{OUT} = 10V_{P-P}$ ,  $R_L = 600\Omega$




FIGURE 20. THD+N VS FREQUENCY VS TEMPERATURE,  $V_{OUT} = 10V_{P-P}$ ,  $R_L = 2k\Omega$

## Typical Performance Curves

$V_S = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_L = \text{Open}$ ,  $T = +25^\circ C$ , unless otherwise specified. (Continued)




FIGURE 21. THD+N vs OUTPUT VOLTAGE ( $V_{OUT}$ ) vs TEMPERATURE,  
 $A_V = 1$   $f = 1kHz$ ,  $R_L = 600\Omega$




FIGURE 22. THD+N vs OUTPUT VOLTAGE ( $V_{OUT}$ ) vs TEMPERATURE,  
 $A_V = 1$   $f = 1kHz$ ,  $R_L = 2k\Omega$




FIGURE 23. CROSSTALK vs FREQUENCY




FIGURE 24. SMALL SIGNAL OVERSHOOT vs LOAD CAPACITANCE ( $C_L$ )




FIGURE 25. OPEN LOOP GAIN-PHASE vs FREQUENCY




FIGURE 26. CLOSED LOOP GAIN vs FREQUENCY

## Typical Performance Curves

$V_S = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_L = \text{Open}$ ,  $T = +25^\circ C$ , unless otherwise specified. (Continued)




FIGURE 27. POWER SUPPLY REJECTION RATIO (PSRR) VS FREQUENCY




FIGURE 28. COMMON-MODE REJECTION RATIO (CMRR) VS FREQUENCY




FIGURE 29. OUTPUT VOLTAGE ( $V_{OUT}$ ) VS OUTPUT CURRENT ( $I_{OUT}$ ) VS TEMPERATURE,  $V_S = \pm 5V$




FIGURE 30. OUTPUT VOLTAGE ( $V_{OUT}$ ) VS OUTPUT CURRENT ( $I_{OUT}$ ) VS TEMPERATURE,  $V_S = \pm 15V$




FIGURE 31. POSITIVE OUTPUT OVERLOAD RECOVERY TIME




FIGURE 32. NEGATIVE OUTPUT OVERLOAD RECOVERY TIME

## Typical Performance Curves

$V_S = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_L = \text{Open}$ ,  $T = +25^\circ C$ , unless otherwise specified. (Continued)




FIGURE 33. SLEW RATE vs INVERTING CLOSED LOOP GAIN,  
 $V_S = \pm 5V$




FIGURE 34. SLEW RATE vs INVERTING CLOSED LOOP GAIN,  
 $V_S = \pm 15V$




FIGURE 35. SLEW RATE vs NON-INVERTING CLOSED LOOP GAIN,  
 $V_S = \pm 5V$




FIGURE 36. SLEW RATE vs NON-INVERTING CLOSED LOOP GAIN,  
 $V_S = \pm 15V$




FIGURE 37. SMALL SIGNAL TRANSIENT RESPONSE




FIGURE 38. LARGE SIGNAL UNITY GAIN TRANSIENT RESPONSE

## Typical Performance Curves

$V_S = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_L = \text{Open}$ ,  $T = +25^\circ C$ , unless otherwise specified. (Continued)




FIGURE 39. LARGE SIGNAL 10V STEP RESPONSE  $A_V = -1$




FIGURE 40. LARGE SIGNAL 10V STEP RESPONSE  $A_V = +10$




FIGURE 41. SETTLING TIME ( $t_s$ ) VS CLOSED LOOP GAIN




FIGURE 42.  $Z_{OUT}$  VS FREQUENCY

## Applications Information

### Functional Description

The ISL28110 and ISL28210 are single and dual 12.5 MHz precision JFET input op amps. These devices are fabricated in the PR40 Advanced Silicon-on-Insulator (SOI) bipolar-JFET process to ensure latch-free operation. The precision JFET input stage provides low input offset voltage (300 $\mu$ V max @ +25°C), low input voltage noise (6nV/ $\sqrt$ Hz), and input current noise that is very low with virtually no 1/f component. A high current complementary NPN/PNP emitter-follower output stage provides high slew rate and maintains excellent THD+N performance into heavy loads (0.0003% @ 10V<sub>P-P</sub> @ 1kHz into 600 $\Omega$ ).

### Operating Voltage Range

The devices are designed to operate over the 9V ( $\pm 4.5V$ ) to 40V ( $\pm 20V$ ) range and are fully characterized at 10V ( $\pm 5V$ ) and 30V ( $\pm 15V$ ). The JFET input stage maintains high impedance over a maximum input differential voltage range of  $\pm 33V$ . Internal ESD protection diodes clamp the non-inverting and inverting inputs to

one diode drop above and below the V+ and V- the power supply rails ("Pin Descriptions" on page 2, CIRCUIT 1).

### Input ESD Diode Protection

The JFET gate is a reverse-biased diode with >33V reverse breakdown voltage which enables the device to function reliably in large signal pulse applications without the need for anti-parallel clamp diodes required on MOSFET and most bipolar input stage op amps. No special input signal restrictions are needed for power supply operation up to  $\pm 15V$ , and input signal distortion caused by nonlinear clamps under high slew rate conditions are avoided. For power supply operation greater than  $\pm 16V$  (>32V), the internal ESD clamp diodes alone cannot clamp the maximum input differential signal to the power supply rails without the risk of exceeding the 33V breakdown of the JFET gate. Under these conditions, differential input voltage limiting is necessary to prevent damage to the JFET input stage.

In applications where one or both amplifier input terminals are at risk of exposure to voltages beyond the supply rails, current limiting resistors may be needed at each input terminal (see

Figure 43  $R_{IN+}$ ,  $R_{IN-}$ ) to limit current through the power supply ESD diodes to 20mA.




FIGURE 43. INPUT ESD DIODE CURRENT LIMITING

## JFET Input Stage Performance

The ISL28110, ISL28210 JFET input stage has the linear gain characteristics of the MOSFET but can operate at high frequency with much lower noise. The reversed-biased gate PN gate junction has significantly lower gate capacitance than the MOSFET, enabling input slew rates that rival op amps using bipolar input stages. The added advantage for high impedance, precision amplifiers is the lack of a significant 1/f component of current noise (Figures 15, 16) as there is virtually no gate current.

The input stage JFETs are bootstrapped to maintain a constant JFET drain to source voltage which keeps the JFET gate currents and input stage frequency response nearly constant over the common mode input range of the device. These enhancements provide excellent CMRR, AC performance and very low input distortion over a wide temperature range. The common mode input performance for offset voltage and bias current is shown in Figure 44. Note that the input bias current remains low even after the maximum input stage common mode voltage is exceeded (as indicated by the abrupt change in input offset voltage).




FIGURE 44. INPUT OFFSET VOLTAGE AND BIAS CURRENT vs COMMON MODE INPUT VOLTAGE

## Output Drive Capability

The complementary bipolar emitter follower output stage features low output impedance (Figure 42) and is capable of substantial current drive over the full temperature range (Figures 29, 30) while driving the output voltage close to the supply rails. The output current is internally limited to approximately  $\pm 50\text{mA}$  at  $+25^\circ\text{C}$ . The amplifiers can withstand a short circuit to either rail as long as the power dissipation limits are not exceeded. This applies to only 1 amplifier at a time for the dual op amp. Continuous operation under these conditions may degrade long term reliability.

## Output Phase Reversal


Output phase reversal is a change of polarity in the amplifier transfer function when the input voltage exceeds the supply voltage. The ISL28110 and ISL28210 are immune to output phase reversal, out to 0.5V beyond the rail ( $V_{ABS\ MAX}$ ) limit. Beyond these limits, the device is still immune to reversal to 1V beyond the rails but damage to the internal ESD protection diodes can result unless these input currents are limited.

## Maximizing Dynamic Signal Range

The amplifiers maximum undistorted output swing is a figure of merit for precision, low distortion applications. Audio amplifiers are a good example of amplifiers that require low noise and low signal distortion over a wide output dynamic range. When these applications operate from batteries, raising the amplifier supply voltage to overcome poor output voltage swing has the penalty of increased power consumption and shorter battery life. Amplifiers whose input and output stages can swing closest to the power supply rails while providing low noise and undistorted performance, will provide maximum useful dynamic signal range and longer battery life.

Rail-to-rail input and output (RRIO) amplifiers have the highest dynamic signal range but their added complexity degrades input noise and amplifier distortion. Many contain two input pairs, one pair operating to each supply rail. The trade-offs for these are increased input noise and distortion caused by non-linear input bias current and capacitance when amplifying high impedance sources. Their rail-to-rail output stages swing to within a few millivolts of the rail, but output impedances are high so that their output swing decreases and distortion increases rapidly with increasing load current. At heavy load currents the maximum output voltage swing of RRIO op amps can be lower than a good emitter follower output stage.

The ISL28110 and ISL28210 low noise input stage and high performance output stage are optimized for low THD+N into moderate loads over the full  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$  temperature range. Figures 21 and 22 show the 1kHz THD+N unity gain performance vs output voltage swing at load resistances of  $2\text{k}\Omega$  and  $600\Omega$ . Figure 45 shows the unity-gain THD+N performance driving  $600\Omega$  from  $\pm 5\text{V}$  supplies.



**FIGURE 45. UNITY-GAIN THD+N vs OUTPUT VOLTAGE vs TEMPERATURE AT  $V_S = \pm 5V$  FOR  $600\Omega$  LOAD**

## Power Dissipation

It is possible to exceed the  $+150^\circ\text{C}$  maximum junction temperatures under certain load and power supply conditions. It is therefore important to calculate the maximum junction temperature ( $T_{JMAX}$ ) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related using Equation 1:

$$T_{JMAX} = T_{MAX} + \theta_{JA} \times P_{DRAFTOTAL} \quad (\text{EQ. 1})$$

where:

- $P_{DRAFTOTAL}$  is the sum of the maximum power dissipation of each amplifier in the package ( $P_{DRAFT}$ )
- $P_{DRAFT}$  for each amplifier can be calculated using Equation 2:

$$P_{DRAFT} = V_S \times I_{qMAX} + (V_S - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_L} \quad (\text{EQ. 2})$$

where:

- $T_{MAX}$  = Maximum ambient temperature
- $\theta_{JA}$  = Thermal resistance of the package
- $P_{DRAFT}$  = Maximum power dissipation of 1 amplifier
- $V_S$  = Total supply voltage
- $I_{qMAX}$  = Maximum quiescent supply current of 1 amplifier
- $V_{OUTMAX}$  = Maximum output voltage swing of the application
- $R_L$  = Load resistance

## ISL28110 and ISL28210 SPICE Model

Figure 46 shows the SPICE model schematic and Figure 47 shows the net list for the SPICE model. The model is a simplified version of the actual device and simulates important AC and DC parameters. AC parameters incorporated into the model are: 1/f and flatband noise voltage, Slew Rate, CMRR, Gain and Phase. The DC parameters are  $I_{OS}$ , total supply current and output voltage swing. The model uses typical parameters given in the "Electrical Specifications" Table beginning on page 4. The AVOL is adjusted for 125dB with the dominant pole at 7Hz. The CMRR is set 120dB,  $f = 280\text{kHz}$ . The input stage models the actual device to present an accurate AC representation. The model is configured for ambient temperature of  $+25^\circ\text{C}$ .

Figures 48 through 61 show the characterization vs simulation results for the Noise Voltage, Closed Loop Gain vs Frequency, Small Signal 0.1V Step, Large Signal 5V Step Response, Open Loop Gain Phase, CMRR and Output Voltage Swing for  $\pm 5V$  and  $\pm 15V$  supplies.


## LICENSE STATEMENT

The information in this SPICE model is protected under the United States copyright laws. Intersil Corporation hereby grants users of this macro-model hereto referred to as "Licensee", a nonexclusive, nontransferable licence to use this model as long as the Licensee abides by the terms of this agreement. Before using this macro-model, the Licensee should read this license. If the Licensee does not accept these terms, permission to use the model is not granted.

The Licensee may not sell, loan, rent, or license the macro-model, in whole, in part, or in modified form, to anyone outside the Licensee's company. The Licensee may modify the macro-model to suit his/her specific applications, and the Licensee may make copies of this macro-model for use within their company only.

This macro-model is provided "AS IS, WHERE IS, AND WITH NO WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE."

In no event will Intersil be liable for special, collateral, incidental, or consequential damages in connection with or arising out of the use of this macro-model. Intersil reserves the right to make changes to the product and the macro-model without prior notice.



**FIGURE 46. SPICE NET LIST**

# ISL28110, ISL28210

---

```

* source ISL28110_210_presubckt_0          V_V5    23 24 1.18           V_V8    35 VOUT -.384
* Revision A, LaFontaine Nov 4th 2010      G_G1    V++ 23 19 8 33        V_V9    VOUT 36 -.384
* Model for Noise 200nV/rHz@0.1Hz         G_G2    V-- 23 19 8 33        R_R23   VOUT V++ 50
* 11nV/rHz base band, supply current 2.5mA, R_R9    23 V++ 1             R_R24   V-- VOUT 50
* CMRR 120dB fcm=281kHz ,AVOL 125dB      R_R10   V-- 23 1             *
* fd=7Hz                                     R_R11   25 23 1k            *
* SR = 20V/us, GBWP 12.6MHz, Output       D_D7    25 VMID DX           .model pj110_input pjf
* voltage clamp                            D_D8    VMID 25 DX           + vto=-1.4
*Copyright 2010 by Intersil Corporation     R_R12   25 VMID 1e10         + beta=0.0025
*Refer to data sheet "LICENSE"              G_G3    V++ VG 25 VMID 181.819E-6 + lambda=0.03
*STATEMENT" *Use of this model indicates   G_G4    V-- VG 25 VMID 181.819E-6 + is=2.68e-015
your acceptance *with the terms and       D_D9    26 V++ DX           + pb=0.73
provisions in the License *Statement.      D_D10   V-- 27 DX           + cgd=8.6e-012
* Connections:                           V_V6    26 VG 1.18           + cgs=9.05e-012
*                                         | -input          + fc=0.5 kf=0
*                                         | +Vsupply        + af=1
*                                         | -Vsupply        + tnom=35
*                                         | output          *
*.subckt ISL28110subckt Vin+ Vin- V+ V- C_C3    8 VG 6e-12          *
VOUT                                     C_C4    VG V++ 2.5e-12        .model NPN_CASCODE npn
* source ISL28110_210_PRESUBCKT_0          C_C5    V-- VG 2.5e-12        + is=5.02e-016
*                                         * Mid Supply Reference  + bf=150
*                                         *                         + va=300
*Voltage Noise                           E_E2    VMID V- V++ V- 0.5  + ik=0.017
*                                         E_E3    V++ 0 V+ 0 1        + rb=0.01
E_En     VIN+ 4 2 0 1                  E_E4    V- 0 V- 0 1        + re=0.011
V_V1    1 0 0.4                      I_ISY   V+ V- DC 2.5E-3  + rc=900
D_D1    1 2 DN                       *                         + cje=2e-013
R_R1    2 0 110                     *Common Mode Gain Stage 40dB/dec + cjc=1.6e-028
*                                         *                         + kf=0
*Input Stage                           G_G5    V++ 29 3 VMID 1        + af=1
*                                         G_G6    V-- 29 3 VMID 1        *
R_R2    VIN- 3 5e11                  G_G7    V++ VC 29 VMID 1        .model PJ110_CASCODE pjf
R_R3    3 4 5e11                    G_G8    V-- VC 29 VMID 1        + vto=-1.4
C_CinDif 4 VIN- 5.87E-40          L_L1    28 V++ 5.30532e-11  + beta=0.000617
C_Cin1   V-- VIN- 7.27e-40        L_L2    30 V-- 5.30532e-11  + lambda=0.03
C_Cin2   V-- 4 7.27e-40          L_L3    31 V++ 5.30532e-11  + is=3.96e-016
I_IOS    4 VIN- DC 0.3E-12        L_L4    32 V-- 5.30532e-11  + pb=0.73
R_R4    5 VIN- 250                 R_R15   29 28 0.001          + cgd=2.2e-012
J_J1    7 5 6 pj110_input        R_R16   30 29 0.001          + cgs=3e-012
J_J2    15 16 14 pj110_input      R_R17   VC 31 0.001          + fc=0.5
J_J3    V-- 14 15 PJ110_CASCODE  R_R18   32 VC 0.001          + kf=0
J_J4    V-- 6 7 PJ110_CASCODE      *                         + af=1
Q_Q1    19 13 14 NPN_CASCODE      *Second Pole Stage 40dB/dec + tnom=35
Q_Q2    12 13 6 NPN_CASCODE      *                                         *
Q_Q4    8 13 6 NPN_CASCODE      G_G9    V++ 33 VG VMID 0.0031415 .model DBREAK d
Q_Q5    12 13 14 NPN_CASCODE    G_G10   V- 33 VG VMID 0.0031415 + bv=43
Q_Q6    19 11 20 PNP_MIRROR      G_G11   V++ 34 33 VMID 0.0031415 + rs=1
Q_Q7    8 11 9 PNP_MIRROR      G_G12   V- 34 33 VMID 0.0031415 *
V_V2    V++ 10 0.7Vdc          R_R19   33 V++ 318.319274232055 .model PNP_MIRROR pnp
V_V3    V++ 21 0.7Vdc          R_R20   V- 33 318.319274232055 + is=4e-015
R_R5    9 10 5.5k              R_R21   34 V++ 318.319274232055 + bf=150
R_R6    20 21 5.5k              R_R22   V- 34 318.319274232055 + va=50
E_buffer1 11 V++ 8 V++ 1      C_C6    33 V++ 10e-12          + ik=0.138
E_buffer2 13 V- 12 V-- 1      C_C7    V- 33 10e-12          + rb=0.01
D_D2    8 19 DBREAK            C_C8    34 V++ 10e-12          + re=0.101
D_D3    19 8 DBREAK            C_C9    V- 34 10e-12          + rc=180
I_I1    V++ 12 DC 240E-6      *                                         + cje=1.34e-012
C_C1    19 V++ 4e-12          *                                         + cjc=4.4e-013
C_C2    V- 19 4e-12          *                                         + kf=0
R_R7    16 17 250              *                                         + af=1
E_EOS   17 4 VC VMID 1      D_D11   34 35 DX           *
*                                         *                                         *
*1st Gain Stage                      D_D12   36 34 DX           .model DN D(KF=6.69e-12 AF=1)
*                                         D_D13   V- 37 DY           .MODEL DX D(IS=1E-12 Rs=0.1)
*                                         D_D14   V++ 37 DX           .MODEL DY D(IS=1E-15 BV=50 Rs=1)
*                                         D_D15   V++ 38 DX           .ends ISL28110subckt
R_R8    18 V++ 100              D_D16   V- 38 DY
D_D4    V- 18 DBREAK            G_G13   37 V- VOUT 34 1.11e-2
D_D5    22 V++ DX              G_G14   38 V- 34 VOUT 1.11e-2
D_D6    V- 24 DX               G_G15   VOUT V++ V++ 34 20e-3
V_V4    22 23 1.18             G_G16   V- VOUT 34 V- 20e-3

```

**FIGURE 47. SPICE NET LIST**

## Characterization vs Simulation Results




FIGURE 48. CHARACTERIZED INPUT NOISE VOLTAGE




FIGURE 49. SIMULATED INPUT NOISE VOLTAGE




FIGURE 50. CHARACTERIZED CLOSED LOOP GAIN vs FREQUENCY




FIGURE 51. SIMULATED CLOSED LOOP GAIN vs FREQUENCY




FIGURE 52. CHARACTERIZED SMALL SIGNAL TRANSIENT RESPONSE vs  $R_L$ ,  $V_S = \pm 0.9V, \pm 2.5V$




FIGURE 53. SIMULATED SMALL SIGNAL TRANSIENT RESPONSE vs  $R_L$ ,  $V_S = \pm 0.9V, \pm 2.5V$

## Characterization vs Simulation Results (Continued)




FIGURE 54. CHARACTERIZED LARGE SIGNAL TRANSIENT RESPONSE vs  $R_L$ ,  $V_S = \pm 0.9V, \pm 2.5V$




FIGURE 55. SIMULATED LARGE SIGNAL TRANSIENT RESPONSE vs  $R_L$ ,  $V_S = \pm 0.9V, \pm 2.5V$




FIGURE 56. SIMULATED (DESIGN) OPEN-LOOP GAIN, PHASE vs FREQUENCY




FIGURE 57. SIMULATED (SPICE) OPEN-LOOP GAIN, PHASE vs FREQUENCY




FIGURE 58. SIMULATED (DESIGN) CMRR




FIGURE 59. SIMULATED (SPICE) CMRR

## Characterization vs Simulation Results (Continued)




FIGURE 60. SIMULATED OUTPUT VOLTAGE SWING  $\pm 5\text{V}$




FIGURE 61. SIMULATED OUTPUT VOLTAGE SWING  $\pm 15\text{V}$

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
7/14/11	FN6639.2	Converted to new datasheet template. Page 1 Added "Related Literature" and "AN1594: ISL28210SOICEVAL1Z Evaluation Board User's Guide" Page 3 Ordering Information table: Added ISL28210SOICEVAL1Z Evaluation Board
11/29/10	FN6639.1	Removed label on right side of characterization curve, Figure 48 (Input Noise Current).
11/23/10		Page 1 Updated Trademark statement Page 3 Ordering Information: Removed "coming soon" from ISL28110FBZ Page 4 Electrical Specifications: Added ISL28110 IB and IOS specs @ VS=±5V. Page 5 Electrical Specifications: Changed AVOL limits fro V/mV to dB Page 5 Electrical Specifications, Dynamic Performance, Slew Rate: Added "4V Step" to conditions; changed TYP limit from 23V/µs to 20V/µs Page 6 Electrical Specifications, Dynamic Performance, Slew Rate: Added "10V Step" to conditions; changed TYP limit from 23V/µs to 20V/µs Page 6 Electrical Specifications: Added ISL28110 IB and IOS specs @ VS= ±15V. Changed AVOL limits from V/mV to dB. Changed ts, settling time to 0.1% from 0.9µs to 1.3µs and changed ts, settling time to 0.01% from 1.2µs to 1.6µs. Page 7 Replaced Elect Spec table Notes 8 & 9 (Note 8 "Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested./Note 9 Limits established by characterization and are not production tested." With: "Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design." Page 8 Characteristic Curves: Added ISL28110 I <sub>B</sub> vs Temperature (Fig 4) Page 8 Characteristic Curves: Added ISL28110 I <sub>OS</sub> vs Temperature (Fig 6) Pages 17-21: Added PSPICE model section
9/13/10	FN6639.0	Initial Release.

## Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to [www.intersil.com/products](http://www.intersil.com/products) for a complete list of Intersil product families.

\*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: [ISL28110](#), [ISL28210](#)

To report errors or suggestions for this datasheet, please go to [www.intersil.com/askourstaff](http://www.intersil.com/askourstaff)

FITs are available from our website at <http://rel.intersil.com/reports/search.php>

For additional products, see [www.intersil.com/product\\_tree](http://www.intersil.com/product_tree)

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at [www.intersil.com/design/quality](http://www.intersil.com/design/quality)

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.






For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)

## Package Outline Drawing

L8.3x3A

8 LEAD THIN FLAT NO-LEAD PLASTIC PACKAGE

Rev 4, 2/10



### NOTES:



- Dimensions are in millimeters.  
Dimensions in ( ) for Reference Only.
- Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
- Dimension applies to the metallized terminal and is measured between 0.15mm and 0.20mm from the terminal tip.
- Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- Compliant to JEDEC MO-229 WEEC-2 except for the foot length.

## Package Outline Drawing

**M8.118**

8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE

Rev 3, 3/10



TYPICAL RECOMMENDED LAND PATTERN

### NOTES:






1. Dimensions are in millimeters.
2. Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSEY14.5m-1994.
3. Plastic or metal protrusions of 0.15mm max per side are not included.
4. Plastic interlead protrusions of 0.15mm max per side are not included.
5. Dimensions are measured at Datum Plane "H".
6. Dimensions in ( ) are for reference only.

## Package Outline Drawing

**M8.15E**

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

Rev 0, 08/09



TYPICAL RECOMMENDED LAND PATTERN

### NOTES:

1. Dimensions are in millimeters.  
Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
4. Dimension does not include interlead flash or protrusions.  
Interlead flash or protrusions shall not exceed 0.25mm per side.
5. The pin #1 identifier may be either a mold or mark feature.
6. Reference to JEDEC MS-012.