


**Q-Band Driver Amplifier**

**TGA4042**




**Key Features**

- Typical Frequency Range: 41 - 45 GHz
- 18 dBm Nominal P1dB
- 14 dB Nominal Gain
- 17 dB Nominal Return Loss
- On-Chip Power Detector
- Bias 6 V, 168 mA
- 0.25 um 2MI pHEMT Technology
- Chip Dimensions 3.20 x 2.18 x 0.1 mm  
(0.126 x 0.086 x 0.004) in


**Preliminary Measured Data**

Bias Conditions:  $V_d = 6\text{ V}$ ,  $I_d = 168\text{ mA}$



**Primary Applications**

- Point-to-Point Radio
- Military Radar Systems
- Q Band Sat-Com



Note: Datasheet is subject to change without notice.

**TABLE I  
MAXIMUM RATINGS <sup>1/</sup>**

SYMBOL	PARAMETER	VALUE	NOTES
V <sub>d</sub>	Drain Voltage	8 V	<u>2/</u>
V <sub>g</sub>	Gate Voltage Range	-5 TO 0 V	
I <sub>d</sub>	Drain Current	294 mA	<u>2/ 3/</u>
I <sub>g</sub>	Gate Current	14 mA	<u>3/</u>
P <sub>IN</sub>	Input Continuous Wave Power	21 dBm	
P <sub>D</sub>	Power Dissipation	3.3 W	<u>2/ 4/</u>
T <sub>CH</sub>	Operating Channel Temperature	150 °C	<u>5/ 6/</u>
T <sub>M</sub>	Mounting Temperature (30 Seconds)	320 °C	
T <sub>STG</sub>	Storage Temperature	-65 to 150 °C	

- 1/ These ratings represent the maximum operable values for this device.
- 2/ Combinations of supply voltage, supply current, input power, and output power shall not exceed P<sub>D</sub>.
- 3/ Total current for the entire MMIC.
- 4/ When operated at this bias condition with a base plate temperature of 70 °C, the median life is reduced to 1E+6 hrs.
- 5/ Junction operating temperature will directly affect the device median time to failure (MTTF). For maximum life, it is recommended that junction temperatures be maintained at the lowest possible levels.
- 6/ These ratings apply to each individual FET.

**TABLE II  
DC PROBE TESTS  
(T<sub>a</sub> = 25 °C, Nominal)**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS
I <sub>DSS,Q1</sub>	Saturated Drain Current	20	57	94	mA
G <sub>M,Q1</sub>	Transconductance	44	75	106	mS
V <sub>BVGS,Q1</sub>	Breakdown Voltage Gate-Source	-30	-21	-8	V
V <sub>BVGD,Q1 &amp; Q3</sub>	Breakdown Voltage Gate-Drain	-30	-21	-8	V
V <sub>P,Q1-Q6</sub>	Pinch-Off Voltage	-1.5	-1	-0.5	V

Q1 & Q2 are 200 um FETs, Q3 & Q4 are 240 um FETs, Q5 & Q6 are 400 um FETs

**TABLE III**  
**ELECTRICAL CHARACTERISTICS**

(Ta = 25 °C, Nominal)

PARAMETER	TYPICAL	UNITS
Frequency Range	41 - 45	GHz
Drain Voltage, Vd	6	V
Drain Current, Id	168	mA
Gate Voltage, Vg	-0.5	V
Small Signal Gain, S21	14	dB
Input Return Loss, S11	17	dB
Output Return Loss, S22	20	dB
Output Power @ 1 dB Compression Gain, P1dB	18	dBm



**TABLE IV**  
**THERMAL INFORMATION**

PARAMETER	TEST CONDITIONS	T <sub>CH</sub> (°C)	R <sub>θJC</sub> (°C/W)	T <sub>M</sub> (HRS)
R <sub>θJC</sub> Thermal Resistance (channel to backside of carrier)	Vd = 6 V I <sub>D</sub> = 168 mA P <sub>diss</sub> = 1.008 W	92.58	22.40	2.7E+8

**Note:** Assumes eutectic attach using 1.5 mil 80/20 AuSn mounted to a 20 mil CuMo Carrier at 70°C baseplate temperature. Worst case condition with no RF applied, 100% of DC power is dissipated.



### Preliminary Measured Data

Bias Conditions:  $V_d = 6\text{ V}$ ,  $I_d = 168\text{ mA}$ , Room Temp.




### Preliminary Measured Data

Bias Conditions:  $V_d = 6\text{ V}$ ,  $I_d = 168\text{ mA}$ , Room Temp.




### Preliminary Measured Data

Bias Conditions:  $V_d = 6\text{ V}$ ,  $I_d = 168\text{ mA}$



**Mechanical Drawing**



Units: Millimeters (inches)

Thickness: 0.100 (0.004) (reference only)

Chip edge to bond pad dimensions are shown to center of bond pad


Chip size tolerance: +/- 0.051 (0.002)

RF Ground is backside of MMIC


Bond pad #1	(RF Input)	0.105 x 0.130	(0.004 x 0.005)
Bond pad #2 & #10	(Vg)	0.105 x 0.105	(0.004 x 0.004)
Bond pad #3, #4, #8, #9	(Vd)	0.105 x 0.105	(0.004 x 0.004)
Bond pad #5	(RF Output)	0.105 x 0.130	(0.004 x 0.005)
Bond pad #6	(Vdet)	0.105 x 0.105	(0.004 x 0.004)
Bond pad #7	(Vcomp)	0.105 x 0.105	(0.004 x 0.004)

**GaAs MMIC devices are susceptible to damage from Electrostatic Discharge. Proper precautions should be observed during handling, assembly and test.**

**Chip Assembly Diagram**



**Power Detector Bias Circuit**





**Note:**

1. With no RF power applied, adjust  $R_{\text{det}}$  until  $I_{\text{det}} = I_{\text{comp}}$  (approx  $41\mu\text{A}$ ) and record  $V_{\text{det}}$ .
2. Record  $V_{\text{det}}$  as  $P_{\text{out}}$  increases. Detector sensitivity at a particular  $P_{\text{out}}$  is defined as delta between  $V_{\text{det}}$  at  $P_{\text{out}}$  of interest and  $V_{\text{det}}$  with no  $P_{\text{out}}$ .

**GaAs MMIC devices are susceptible to damage from Electrostatic Discharge. Proper precautions should be observed during handling, assembly and test.**



**Power Detector performance over temperature**



## **Assembly Process Notes**

Reflow process assembly notes:

- Use AuSn (80/20) solder with limited exposure to temperatures at or above 300<sup>0</sup>C (30 seconds max).
- An alloy station or conveyor furnace with reducing atmosphere should be used.
- No fluxes should be utilized.
- Coefficient of thermal expansion matching is critical for long-term reliability.
- Devices must be stored in a dry nitrogen atmosphere.

Component placement and adhesive attachment assembly notes:

- Vacuum pencils and/or vacuum collets are the preferred method of pick up.
- Air bridges must be avoided during placement.
- The force impact is critical during auto placement.
- Organic attachment can be used in low-power applications.
- Curing should be done in a convection oven; proper exhaust is a safety concern.
- Microwave or radiant curing should not be used because of differential heating.
- Coefficient of thermal expansion matching is critical.

Interconnect process assembly notes:

- Thermosonic ball bonding is the preferred interconnect technique.
- Force, time, and ultrasonics are critical parameters.
- Aluminum wire should not be used.
- Maximum stage temperature is 200<sup>0</sup>C.

***GaAs MMIC devices are susceptible to damage from Electrostatic Discharge. Proper precautions should be observed during handling, assembly and test.***