



**austriamicrosystems AG**

**is now**

**ams AG**

The technical content of this austriamicrosystems datasheet is still valid.

**Contact information:**

**Headquarters:**

ams AG

Tobelbaderstrasse 30

8141 Unterpremstaetten, Austria

Tel: +43 (0) 3136 500 0

e-Mail: [ams\\_sales@ams.com](mailto:ams_sales@ams.com)

Please visit our website at [www.ams.com](http://www.ams.com)

# AS5115

## Programmable 360° Magnetic Angle Encoder with Buffered SINE & COSINE Output Signals

### 1 General Description

The AS5115 is a contactless rotary encoder sensor for accurate angular measurement over a full turn of 360° and over an extended ambient temperature range of -40°C to +150°C.

Based on an integrated Hall element array, the angular position of a simple two-pole magnet is translated into analog output voltages. The angle information is provided by means of buffered sine and cosine voltages. This approach gives maximum flexibility in system design, as it can be directly integrated into existing architectures and optimized for various applications in terms of speed and accuracy.

An SSI Interface is implemented for signal path configuration as well as a one time programmable register block (OTP), which allows the customer to adjust the signal path gain to adjust for different mechanical constraints and magnetic field.


### 2 Key Features

- Contactless angular position encoding
- High precision analog output
- Buffered Sine and Cosine signals
- SSI Interface
- Low power mode
- Two programmable output modes: Differential or Single ended
- Wide magnetic field input range: 20 – 80 mT
- Wide temperature range: -40°C to +150°C
- Fully automotive qualified to AEC-Q100, grade 0
- SSOP-16 package

### 3 Applications

The AS5115 is ideal for several automotive and industrial applications.

Figure 1. AS5115 Block Diagram




## Contents

1	General Description .....	1
2	Key Features.....	1
3	Applications.....	1
4	Pin Assignments .....	3
4.1	Pin Descriptions.....	3
5	Absolute Maximum Ratings .....	4
6	Electrical Characteristics.....	5
6.1	Timing Characteristics .....	6
7	Detailed Description.....	7
7.1	Sleep Mode .....	7
7.2	SSI Interface.....	7
7.3	Device Communication / Programming .....	8
7.4	Waveform – Digital Interface at Normal Operation Mode.....	10
7.5	Waveform – Digital Interface at Extended Mode .....	10
7.6	Waveform – Digital Interface at Analog Readback of the Zener Diodes .....	11
7.7	EasyZapp OTP Content .....	11
7.8	Analog Sin/Cos Outputs with External Interpolator .....	12
7.9	OTP Programming and Verification .....	13
7.10	Pre-programmed Version .....	15
8	Application Information .....	16
9	Package Drawings and Markings .....	17
10	Ordering Information.....	19

## 4 Pin Assignments

Figure 2. Pin Assignments (Top View)



### 4.1 Pin Descriptions

Table 1. Pin Descriptions

Pin Name	Pin Number	Pin Type	Description
DCLK	1	Digital input with Schmitt trigger	Clock input for digital interface
CS	2		Clock input for digital interface, Scan enable
DIO	3	Digital input/output	Data I/O for digital interface, Scan input
TC	4	Analog input/output	Test coil
A_TST	5	Analog output/Digital output	Analog test pin, Scan output
PROG	6	Supply pad	OTP Programming Pad
VSS	7		Also used as VSS of test coil + EasyZapp (double bond)
SINP/SINN	8	Analog output	Buffered analog output
SINN/SINP/CM_SIN	9		
COSP/COSN	10		
COSN/COSP/CM_COS	11		
TB3	12	Analog output/Digital input	Test bus, analog output
TB2	13		Test bus, analog output; external clock → sync. prod. test
TB1	14		
TB0	15	Analog output	Test bus, analog output
VDD	16	Supply pad	Digital + analog supply

## 5 Absolute Maximum Ratings

Stresses beyond those listed in [Table 2](#) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in [Electrical Characteristics on page 5](#) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2. Absolute Maximum Ratings

Parameter	Min	Max	Units	Comments
<b>Electrical Parameters</b>				
Supply voltage (V <sub>DD</sub> )	-0.3	7	V	
Input pin voltage (V <sub>in</sub> )	-0.3	V <sub>DD</sub> +0.3	V	
Input current (latchup immunity), I <sub>scr</sub>	-100	100	mA	Norm: EIA/JESD78 Class II Level A
<b>Electrostatic Discharge</b>				
Electrostatic discharge (ESD)		±2	kV	Norm: JESD22-A114E
<b>Continuous Power Dissipation</b>				
Total power dissipation (P <sub>tot</sub> )		275	mW	
Package thermal resistance (Θ <sub>JA</sub> )		27	°C/W	Velocity =0; Multi Layer PCB; Jedec Standard Testboard
<b>Temperature Ranges and Storage Conditions</b>				
Storage temperature (T <sub>strg</sub> )	-65	150	°C	
Package body temperature (T <sub>body</sub> )		260	°C	Norm: IPC/JEDEC J-STD-020. <i>The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices".</i> The lead finish for Pb-free leaded packages is matte tin (100% Sn).
Humidity non-condensing	5	85	%	
Moisture Sensitive Level (MSL)		3		Represents a maximum floor time of 168h

## 6 Electrical Characteristics

Unless otherwise noted in this specification, all defined tolerances of parameters are assured over the whole operation conditions range and also over lifetime.

Table 3. Operating Conditions

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V <sub>DD</sub>	Positive Supply Voltage		4.5		5.5	V
V <sub>SS</sub>	Negative Supply Voltage		0.0		0.0	V
T <sub>amb</sub>	Ambient temperature		-40		150	°C

Table 4. DC/AC Characteristics for Digital Inputs and Outputs

Symbol	Parameter	Condition	Min	Typ	Max	Unit
<b>CMOS Input</b>						
V <sub>IH</sub>	High level input voltage		0.7 * V <sub>DD</sub>		V <sub>DD</sub>	V
V <sub>IL</sub>	Low level input voltage		0		0.3 * V <sub>DD</sub>	V
I <sub>LEAK</sub>	Input Leakage Current				1	µA
<b>CMOS Output</b>						
V <sub>OH</sub>	High level output voltage	4mA	V <sub>DD</sub> - 0.5		V <sub>DD</sub>	V
V <sub>OL</sub>	Low level output voltage	4mA	0		V <sub>SS</sub> + 0.4	V
C <sub>L</sub>	Capacitive Load				35	pF
<b>CMOS Output Tristate</b>						
I <sub>OZ</sub>	Tristate Leakage Current				1	µA

Table 5. Magnetic Input Specification

Symbol	Parameter	Condition	Min	Typ	Max	Unit
B <sub>Zpp</sub>	Magnetic input field amplitude	Peak to peak at the radius (=1mm) of the hall array	32		160	mT
B <sub>offset</sub>	Magnetic field offset	Within the linear range of the magnet	-10		+10	mT
f <sub>rot</sub>	Rotational speed	Maximum 30,000 RPM	0		500	Hz

Table 6. Electrical System Specifications

Symbol	Parameter	Condition	Min	Typ	Max	Unit
I <sub>DD</sub>	Current Consumption	Maximum value derived at maximum I <sub>H</sub> (Hall Bias Current)			28	mA
t <sub>power_on</sub>	Power up time				1.275	ms
t <sub>prop</sub>	Propagation delay	-40°C to 150°C	18	22	30	µs
M	Magnetic Sensitivity	Version: AS5115	10		60	mV / mT
		Version: AS5115A	20.72	28	35.28	
V <sub>PP</sub>	Analog output voltage amplitude (peak to peak)		1.38	1.94	2.5	V
AM <sub>Temp</sub>	AM tracking accuracy over temperature	-40°C to 150°C	-1		+1	%
AM	Sin / Cos Amplitude mismatch	25°C	-2		+2	%
V <sub>offset1</sub>	Output DC offset voltage	At no input signal; programmable OTP setting (see page 8)	1.47	1.5	1.53	V
V <sub>offset2</sub>			2.45	2.5	2.55	
DC <sub>offset</sub>	DC Offset Drift	-40°C to 150°C	-50		+50	µV/°C

Table 6. Electrical System Specifications

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V <sub>OUT</sub>	Analog output range		V <sub>SS</sub> + 0.25		V <sub>DD</sub> - 0.5	V
I <sub>OUT</sub>	Output Current		-1		1	mA
C <sub>LOAD</sub>	Capacitive Load				1000	pF

## 6.1 Timing Characteristics

Table 7. Timing Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
t <sub>1_3</sub>	Chip select to positive edge of DCLK	see Figure 5 and Figure 6	30		-	ns
t <sub>2_3</sub>	Chip select to drive bus externally		0		-	ns
t <sub>3</sub>	Setup time command bit Data valid to positive edge of DCLK		30		-	ns
t <sub>4</sub>	Hold time command bit Data valid after positive edge of DCLK		15		-	ns
t <sub>5</sub>	Float time Positive edge of DCLK for last command bit to bus float		-		$\frac{1}{(2+0) * f_{DCLK}}$	ns
t <sub>6</sub>	Bus driving time Positive edge of DCLK for last command bit to bus drive		$\frac{1}{(2+0) * f_{DCLK}}$		-	ns
t <sub>7</sub>	Data valid time Positive edge of DCLK to bus valid		$\frac{1}{(2+0) * f_{DCLK}}$		$\frac{1}{(2+30) * f_{DCLK}}$	ns
t <sub>8</sub>	Hold time data bit Data valid after positive edge of DCLK		$\frac{1}{(2+0) * f_{DCLK}}$		-	ns
t <sub>9_3</sub>	Hold time chip select Positive edge DCLK to negative edge of chip select		$\frac{1}{(2+0) * f_{DCLK}}$		-	ns
t <sub>10_3</sub>	Bus floating time Negative edge of chip select to float bus		-		30	ns
t <sub>11</sub>	Setup time data bit at write access Data valid to positive edge of DCLK		30		-	ns
t <sub>12</sub>	Hold time data bit at write access Data valid after positive edge of DCLK		15		-	ns
t <sub>13_3</sub>	Bus floating time Negative edge of chip select to float bus		-		30	ns

**Remark:** The digital interface will be reset during the low phase of the CS signal.

## 7 Detailed Description

The benefits of AS5115 are as follows:

- Complete system-on-chip, no angle calibration required
- Ideal for applications in harsh environments due to magnetic sensing principle
- High reliability due to non-contact sensing
- Robust system, tolerant to horizontal misalignment, temperature variations and external magnetic fields

### 7.1 Sleep Mode

The target is to provide the possibility to reduce the total current consumption. No output signal will be provided when the IC is in sleep mode. Enabling or disabling sleep mode is done by sending the SLEEP or WAKEUP commands via the SSI interface. Analog blocks are powered down with respect to fast wake up time.

### 7.2 SSI Interface

The setup for the device is handled by the digital interface. Each communication starts with the rising edge of the chip select signal. The synchronization between the internal free running analog clock oscillator and the external used digital clock source for the digital interface is done in a way that the digital clock frequency can vary in a wide range.

Table 8. SSI Interface Pin Description

Port	Symbol	Function
Chip select	CS	Indicates the start of a new access cycle to the device CS = LO → reset of the digital interface
DCLK	DCLK	Clock source for the communication over the digital interface
Bidirectional data input output	DIO	Command and data information over one single line The first bit of the command defines a read or write access

Table 9. SSI Interface Parameter Description

Symbol	Parameter	Notes	Min	Typ	Max	Unit
f_DCLK	Clock frequency at normal operation	The nominal value for the clock frequency can be derived from a 10MHz oscillator source.	no limit	5	6	MHz
f_EZ_RW	Clock frequency at easy zap read write access		no limit	5	6	kHz
f_EZ_PROG	Clock frequency at easy zap access program OTP	Correct access to the programmable zener diode block needs a strict timing – the zap pulse is exact one period. The nominal value for the clock frequency can be derived from a 10MHz oscillator source.	200	-	650	kHz
f_EZ_ARB	Clock frequency at easy zap analog readback	20pF external load allowed. The nominal value for the clock frequency can be derived from a 10MHz oscillator source.	no limit	156.3	162.5	kHz

Parameter	Notes
<b>Interface General at normal mode</b>	
Protocol: 5 command bit + 16 data input output	
Command	5-bit command: cmd<4:0> ← bit<21:16>
Data	16-bit data: data<15:0> ← bit<15:0>
<b>Interface General at extended mode</b>	
Protocol: 5 command bit + 46 data input output	



Parameter	Notes
Command	5-bit command: cmd<4:0> ← bit<50:46>
Data	34-bit data: data<45:0> ← bit<45:0>
<b>Interface Modes</b>	
Normal read operation mode	cmd<4:0> = <00xxx> → 1 DCLK per data bit
Extended read operation mode	cmd<4:0> = <01xxx> → 4 DCLK per data bit
Normal write operation mode	cmd<4:0> = <10xxx> → 1 DCLK per data bit
Extended write operation mode	cmd<4:0> = <11xxx> → 4 DCLK per data bit

### 7.3 Device Communication / Programming

Table 10. Digital Interface at Normal Mode

#	command	bin	mode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
23	WRITE_CONFIG	10111	write	go2sleep	gen_rst					analog_sig	OB_bypassed								
16	EN_PROG	10000	write	1	0	0	0	1	1	0	0	1	0	1	0	1	1	1	0

Name	Functionality
go2sleep	Enter/leave low power mode (no output signals)
gen_rst	Generates global reset
analog_sig	Switches the channels to the test bus after the PGA
OB_bypassed	Disable and bypass output buffer for testing purpose

Table 11. Digital Interface at Extended Mode

#	command	bin	mode	Factory Settings								User Settings					
				<45:44>	<43:26>	<25:23>	<22:20>	<19:18>	<17:14>	<13>	<12>	<11>	<10>	<9>	<8:7>	<6>	<5:0>
31	WRITE_OTP	11111	xt write	r	r	r	r	r	r	r	r	invert_channel	cm_sin	cm_cos	gain	dc_offset	hall_bias
25	PROG_OTP	11001	xt write	r	r	r	r	r	r	r	r	invert_channel	cm_sin	cm_cos	gain	dc_offset	hall_bias
15	RD_OTP	01111	xt read	r	r	r	r	r	r	r	r	invert_channel	cm_sin	cm_cos	gain	dc_offset	hall_bias
9	RD_OTP_ANA	01001	xt read														


**Note:** "r" stands for reserved bits. They must not be modified, unless otherwise noted.

**Remark:**

1. Send EN PROG (command 16) in normal mode before accessing the OTP in extended mode.
2. OTP assignment will be defined/updated.


Name	Functionality
invert_channel	Inverts SIN and COS channel before the PGA for inverted output function (0 → SIN/COS, 1 → SINN/COSN)
cm_sin	Common mode voltage output enabled at SINN / CM pin (0 → differential, 1 → common)
cm_cos	Common mode voltage output enabled at COSN / CM pin (0 → differential, 1 → common)
gain	PGA gain setting (influences overall magnetic sensitivity), 2-bit
dc_offset	Output DC bias offset (0 → Voffset1=1.5V, 1 → Voffset2=2.5V)
Hall_b	Hall bias setting (influences overall magnetic sensitivity), 6-bit

Figure 3. Sensitivity Gain Settings - Relative Sensitivity in %




The amplitude of the output signal is programmable via sensitivity (6bit) and/or gain (2bit) settings (see Figure 3).

Figure 4. Sensitivity Gain Settings - Sensitivity [mV/mT]



### 7.4 Waveform – Digital Interface at Normal Operation Mode


Figure 5. Digital Interface at Normal Operation Mode



### 7.5 Waveform – Digital Interface at Extended Mode

In the extended mode, the digital interface needs four clocks for one data bit due to the internal structure. During this time, the device is able to handle internal signals for special access (e.g. the easy zap interface).

Figure 6. Digital Interface at Extended Mode



## 7.6 Waveform – Digital Interface at Analog Readback of the Zener Diodes

To be sure that all Zener-Diodes are correctly burned, an analog readback mechanism is defined. Perform the 'READ OTP ANA' sequence according to the command table and measure the value of the diode at the end of each phase.

Figure 7. Digital Interface at Analog Readback of Zener Diodes




Table 12. Serial Bit Sequence (16-bit read / write)

Write Command					Read / Write Data															
C4	C3	C2	C1	C0	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

## 7.7 One Time Programming Content

The AS5115 die has an integrated 46-bit OTP ROM (Easyzap) for trimming and configuration purposes. The PROM can be programmed via the serial interface. For irreversible programming, an external programming voltage at PROG pin is needed. For security reasons, the factory trim bits can be locked by a lock bit.


As shown in the table below, the OTP holds 46 bits. Bit number 44 and 45 are used for OTP testing purposes and ESD protection of the remaining cells.

Name	Bit Count	OTP Start	OTP End	Access	Comments
Hall_b	6	0	5	user	Sets overall sensitivity
dc_offset	1	6	6	user	Output DC offset setting
gain	2	7	8	user	Output Buffer Gain setting
Lock	1	13	13	austriamicrosystems	Set in production test
invert_channel	1	11	11	user	Inverts SIN and COS channel before the PGA for inverted output function
cm_sin	1	10	10	user	Common mode voltage output enabled at SINN / CM pin
cm_cos	1	9	9	user	Common mode voltage output enabled at COSN / CM pin

**Remark:** OTP assignment will be defined/updated.

## 7.8 Analog Sin/Cos Outputs with External Interpolator

Figure 8. Sine and Cosine Outputs for External Angle Calculation




The AS5115 provides analog Sine and Cosine outputs (SINP, COSP) of the Hall array front-end for test purposes. These outputs allow the user to perform the angle calculation by an external ADC +  $\mu$ C, e.g. to compute the angle with a high resolution. The signal lines must be kept as short as possible. In the case of longer lines, they must be shielded in order to achieve best noise performance.

Through the programming of one bit, you have the possibility to choose between the analog Sine and Cosine outputs (SINP, COSP) and their inverted signals (SINN, COSN). Furthermore, by programming the bits <9:10> you can enable the common mode output signals of SIN and COS.

## 7.9 OTP Programming and Verification

Figure 9. OTP Programming Connection



**Note:** The maximum capacitive load at PROG in normal operation should be less than 20pF. However, during programming the capacitors C1+C2 are needed to buffer the programming voltage during current spikes, but they must be removed for normal operation. To overcome this contradiction, the recommendation is to add a diode (4148 or similar) between PROG and VDD as shown in Figure 9 (special case setup), if the capacitors can not be removed at final assembly.

Due to D1, the capacitors C1+C2 are loaded with  $V_{DD} - 0.7V$  at startup, hence not influencing the readout of the internal OTP registers. During programming the OTP, the diode ensures that no current is flowing from PROG (8V - 8.5V) to VDD (5V).

In the standard case (see Figure 9), the verification of a correct OTP readout can be done by analog readback of the OTP register.

As long as the PROG pin is accessible it is recommended to use standard setup. In case the PROG pin is not accessible at final assembly, the special setup is recommended.

For programming of the OTP, an additional voltage has to be applied to the pin PROG. It has to be buffered by a fast 100nF capacitor (ceramic) and a 10 $\mu$ F capacitor. The information to be programmed is set by command 25. The OTP bits 16 until 45 are used for AMS factory trimming and cannot be overwritten.


Symbol	Parameter	Min	Max	Unit	Note
V <sub>DD</sub>	Supply Voltage	5	5.5	V	
GND	Ground level	0	0	V	
V <sub>zapp</sub>	Programming Voltage	8	8.5	V	At pin PROG
T <sub>zapp</sub>	Temperature	0	85	°C	
f <sub>clk</sub>	CLK Frequency		100	kHz	At pin DCLK

After programming, the programmed OTP bits can be verified in two ways:

**By Digital Verification:** This is simply done by sending a READ OTP command (#15). The structure of this register is the same as for the OTP PROG or OTP WRITE commands.



**By Analog Verification:** By switching into Extended Mode and sending an ANALOG OTP READ command (#9), pin PROG becomes an output, sending an analog voltage with each clock representing a sequence of the bits in the OTP register (starting with D45). A voltage of <500mV indicates a correctly programmed bit ("1") while a voltage level between 2V and 3.5V indicates a correctly unprogrammed bit ("0"). Any voltage level in between indicates incorrect programming.

Figure 10. Analog OTP Verification



## 7.10 Pre-programmed Version


Table 13. Pre-programmed Version

Version	Marking	Sensitivity	Output	Output DC Offset	PGA Gain Setting	Hall Bias Current
AS5115		Not programmed	1.5V	0	Not programmed	Untrimmed
AS5115A		28 mV/mT	2.5V	1	00	12.15 $\mu$ A



## 8 Application Information


Figure 11. Vertical Cross Section of SSOP-16



## 9 Package Drawings and Markings

The devices are available in a 16-Lead Shrink Small Outline package.

Figure 12. Package Drawings and Dimensions



**Notes:**

1. Dimensions and tolerancing conform to ASME Y14.5M-1994.
2. All dimensions are in millimeters. Angles are in degrees.

**Marking: YYWWMZZ.**

YY	WW	M	ZZ
Last two digits of the manufacturing year	Manufacturing week	Plant identifier	Assembly traceability code

## Revision History

Revision	Date	Owner	Description
1.0	Jul 03, 2008		Initial revision
1.1	Jul 15, 2008		Key Features and pin description updated.
1.2	Jul 14, 2009		Updated min, typ, max values for 'Power up time' parameter in <a href="#">Table 6</a> .
1.3	Nov 30, 2009	apg	Deleted 'Displacement' parameter from <a href="#">Table 5</a> . Updated the following parameters in <a href="#">Table 6</a> : - Values and conditions updated for 1. Propagation delay 2. Amplitude ratio tracking accuracy over temperature 3. DC Offset Drift - Deleted the 'Output Offset' parameter from the table. Updated following bits related information on page 8 - invert_channel, cm_sin, cm_cos, gain, dc_offset, Hall_b Inserted <a href="#">Figure 3</a> and <a href="#">Figure 4</a> Updated <a href="#">Key Features</a> (page 1), <a href="#">Table 11</a> , and <a href="#">Figure 8</a> Hall Array Radius value updated from 1.1mm to 1mm
1.4	Dec 11, 2009		Updated values for 'Magnetic Sensitivity' parameter in <a href="#">Table 6</a> .
1.5	Mar 02, 2010		Updated 'Interface General at extended mode' (see <a href="#">Table 9</a> ) Updated values for 'Power up time' parameter in <a href="#">Table 6</a> . Added pin type in <a href="#">Table 1</a> , updated reserved bits information in <a href="#">Table 11</a> .
	Mar 19, 2010		Added 'Current Consumption' parameter in <a href="#">Table 6</a> .
	Nov 10, 2010	sti	Updated <a href="#">Table 5</a> and <a href="#">Table 6</a> .
1.6	Feb 07, 2011	mub	Added <a href="#">Figure 11</a> . Updated <a href="#">Package Drawings and Markings</a> (page 17), <a href="#">Table 2</a> and <a href="#">Table 5</a> . Removed magnet related detailed info.
1.7	Feb 16, 2011	sti	Updated <a href="#">Table 5</a> .
1.8	Mar 22, 2011	mub	Updated <a href="#">Package Drawings and Markings</a> (page 17).
	Apr 07, 2011	apg	Deleted Tubes variant in <a href="#">Ordering Information</a> (page 19).
	May 26, 2011		Updated <a href="#">Key Features</a> , <a href="#">OTP Programming and Verification</a> , <a href="#">Table 4</a> , <a href="#">Table 6</a> .
	Jun 10, 2011	mub	Updated <a href="#">Absolute Maximum Ratings</a> (page 4).
1.9	Sep 19, 2011		Updated <a href="#">Ordering Information</a> (page 19).
1.10	Dec 14, 2011		Added subversion AS5115A info in the datasheet.
	Feb 10, 2012	ekno	Updated <a href="#">Figure 9</a> added Note on page13.
1.11	Mar 06, 2012		Updated <a href="#">Table 6</a> and <a href="#">Figure 9</a>

**Note:** Typos may not be explicitly mentioned under revision history.

## 10 Ordering Information

The devices are available as the standard products shown in [Table 14](#).

Table 14. Ordering Information

Ordering Code	Description	Delivery Form	Package
AS5115-HSSP	Buffered Sine and Cosine output signals	Tape & Reel	16-pin SSOP
AS5115A-HSSP		Tape & Reel	16-pin SSOP

**Note:** All products are RoHS compliant and austriamicrosystems green.  
Buy our products or get free samples online at ICdirect: <http://www.austriamicrosystems.com/ICdirect>

Technical Support is available at <http://www.austriamicrosystems.com/Technical-Support>

For further information and requests, please contact us [mailto: sales@austriamicrosystems.com](mailto:sales@austriamicrosystems.com)  
or find your local distributor at <http://www.austriamicrosystems.com/distributor>

## Copyrights

Copyright © 1997-2012, austriamicrosystems AG, Tobelbaderstrasse 30, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

## Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.



## Contact Information

### Headquarters

austriamicrosystems AG  
Tobelbaderstrasse 30  
A-8141 Unterpremstaetten, Austria

Tel: +43 (0) 3136 500 0  
Fax: +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit:

<http://www.austriamicrosystems.com/contact>