

# HD64180S (NPU)

## Network Processing Unit (NPU) CMOS 8-bit Microprocessor for Communications Applications


### Description

The HD64180S Network Processing Unit (NPU) provides multi-purpose high-speed communication control functions on a single LSI chip. The HD64180S allows efficient, high-performance communication protocol and user application processing at a low cost.

Built-in features of the HD64180S include an 8-bit CPU, a 2-channel serial interface (MSCI, ASCI/CSIO), a DMAC with 2-channel chained block transfer capabilities, and a timer. The MSCI provides asynchronous, byte synchronous, and bit synchronous communication modes, and enables serial communications using protocols such as HDLC. The built-in features of the HD64180S allow it to control communication using various protocols as well as application processing. In distributed environments, communication throughput can be increased by eliminating the need for the main processor to do communication processing.

The built-in features of the HD64180S also make it flexible. Applications range from a communication subsystem processor for inter-computer links or an ISDN protocol processor to a controller in a distributed control system for industrial robots.


In addition, the HD64180S is designed to interface with conventional communication LSIs and to be compatible with existing communication software. It can be used with almost any type of communication system.



(CP-84)

\*For details about HD64180S specifications, please refer to "HD64180S NPU Hardware Manual" (Order Number M21T022).

### Pin Arrangement



(Top View)

**Characteristics**

Item	Specifications
CPU	<ul style="list-style-type: none"> <li>• Software compatible with HD64180Z</li> <li>• 80 type bus interface</li> <li>• On-chip MMU (1 Mbyte physical address space)</li> </ul>
DMAC	<ul style="list-style-type: none"> <li>• 2 channels</li> <li>• DMA transfer between memory and memory, memory and I/O (memory-mapped I/O), and memory and MSCI</li> <li>• Chained-block transfer between memory and MSCI</li> <li>• Internal interrupt requests available</li> </ul>
Multiprotocol serial communications interface (MSCI)	<ul style="list-style-type: none"> <li>• Full duplex channel</li> <li>• Asynchronous, byte synchronous (mono-, Bi-, or external synchronous), or bit synchronous (HDLC or loop) selectable</li> <li>• Transmit/receive control using modem control signals (<math>\overline{RTSM}</math>, <math>\overline{CTS}</math>, and <math>\overline{DCDM}</math>)</li> <li>• Internal Advanced Digital PLL (ADPLL) clock extraction receive data and/or receive clock noise suppression</li> <li>• On-chip baud rate generator</li> <li>• Internal interrupt requests available</li> <li>• Maximum transfer rate 7.1 Mbps (with 10 MHz clock)</li> </ul>
Asynchronous serial communications interface/clocked serial I/O port (ASCI/CSIO)	<ul style="list-style-type: none"> <li>• Full duplex channel</li> <li>• Asynchronous or clocked serial mode (selectable)</li> <li>• Transmit/receive control using modem control signals (<math>\overline{RTSA}</math>, <math>\overline{CTSA}</math>, and <math>\overline{DCDA}</math>)</li> <li>• On-chip baud rate generator</li> <li>• Internal interrupt requests available</li> </ul>
Timers	<ul style="list-style-type: none"> <li>• 2 channels</li> <li>• 8-bit reloadable up-counter</li> <li>• Output waveform generator and external event count functions</li> <li>• Internal interrupt requests available</li> </ul>
Interrupt controller	<ul style="list-style-type: none"> <li>• Four external interrupt lines (<math>\overline{NMI}</math>, <math>\overline{INT_0}</math>, <math>\overline{INT_1}</math>, and <math>\overline{INT_2}</math>)</li> <li>• Fifteen internal interrupt sources</li> </ul>
Memory access support function	<ul style="list-style-type: none"> <li>• Internal refresh controller</li> <li>• Internal wait state controller</li> <li>• Internal chip-select controller</li> </ul>
Other functions	<ul style="list-style-type: none"> <li>• On-chip clock oscillator circuit</li> <li>• Low power dissipation modes (sleep and system stop)</li> </ul>

4


**Ordering Information**

Product Name	Max Operating Frequency	Package
HD64180SCP6	6 MHz	CP-84 (84-pin PLCC)
HD64180SCP8	8 MHz	
HD64180SCP10	10 MHz	

## Signal Functions

Type	Mnemonic	I/O	Function
Power Supply	V <sub>cc</sub>	I	Power supply
	V <sub>ss</sub>	I	Ground
Clock	XTAL	I	Crystal
	EXTAL	I	External clock
	φ	O	System clock
Reset	RESET	I	Reset
Address Bus	A <sub>0</sub> – A <sub>19</sub>	O	Address bus
Data Bus	D <sub>0</sub> – D <sub>7</sub>	I/O	Data bus
Memory I/O Interface	RD	O	Read
	WR	O	Write
	ME	O	Memory enable
	IOE	O	I/O enable
	WAIT	I	Wait request
	CS <sub>0</sub> – CS <sub>2</sub>	O	Programmable chip-select
System Control	BUSREQ	I	Bus request
	BUSACK	O	Bus request acknowledge
	HALT	O	Halt
	LIR	O	Opcode fetch
	ST	O	Status
	REF	O	Refresh
Interrupt Control	NMI	I	Non-maskable interrupt
	INT <sub>0</sub> – INT <sub>2</sub>	I	Interrupt request
DMAC	DREQ <sub>0</sub> , DREQ <sub>1</sub>	I	DMA request (channel 0, 1)
	TEND <sub>0</sub> , TEND <sub>1</sub>	O	DMA end (channel 0, 1)
MSCI	TXDM	O	Transmit data
	RXDM	I	Receive data
	TXCM	I/O	Transmit clock
	RXCM	I/O	Receive clock
	RTSM	O	Modem control
	DCDM	I	
	CTS <sub>M</sub>	I	
	SYN <sub>C</sub>	I/O	Synchronization
ASCII/CSIO	TXDA	O	Transmit data
	RXDA	I	Receive data
	TXCA	I/O	Transmit clock
	RXCA	I/O	Receive clock
	RTSA	O	Modem control
	DCDA	I	
Timer	TIN <sub>0</sub> , TIN <sub>1</sub>	I	Event input (channel 0, 1)
	TOUT <sub>0</sub> , TOUT <sub>1</sub>	O	Timer output (channel 0, 1)

Block Diagram



4