

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR WITH RESET

FEATURES

- DC triggered from active HIGH or active LOW inputs
- Retriggerable for very long pulses up to 100% duty factor
- Direct reset terminates output pulse
- Schmitt-trigger action on all inputs except for the reset input
- Output capability: standard (except for nREXT/CEXT)
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT423 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT423 are dual retriggerable monostable multivibrators with output pulse width control by two methods. The basic pulse time is programmed by selection of an external resistor (R_{EXT}) and capacitor (C_{EXT}). The external resistor and capacitor are normally connected as shown in Fig. 6.

Once triggered, the basic output pulse width may be extended by retriggering the gated active LOW-going edge input (nĀ) or the active HIGH-going edge input (nB). By repeating this process, the output pulse periode (nQ = HIGH, nQ̄ = LOW) can be made as long as desired. When nR_D is LOW, it forces the nQ output LOW, the nQ̄ output HIGH and also inhibits the triggering.

(continued on next page)

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t _{PHL} / t _{PLH}	propagation delay nĀ, nB to nQ, nQ̄ nR _D to nQ, nQ̄	C _L = 15 pF V _{CC} = 5 V R _{EXT} = 5 kΩ C _{EXT} = 0 pF	25 20	26 22	ns ns
C _I	input capacitance		3.5	3.5	pF
t _W	minimum output pulse width nQ, nQ̄	notes 1 and 2	75	75	ns

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) + 0.75 \times C_{EXT} \times V_{CC}^2 \times f_o + D \times 16 \times V_{CC} \text{ where:}$$

- f_i = input frequency in MHz
- f_o = output frequency in MHz
- D = duty factor in %
- Σ(C_L × V_{CC}² × f_o) = sum of outputs
- C_L = output load capacitance in pF
- V_{CC} = supply voltage in V
- C_{EXT} = timing capacitance in pF

2. For HC the condition is V_I = GND to V_{CC}
For HCT the condition is V_I = GND to V_{CC} - 1.5 V

PACKAGE OUTLINES

SEE PACKAGE INFORMATION SECTION

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 9	1Ā, 2Ā	trigger inputs (negative-edge triggered)
2, 10	1B, 2B	trigger inputs (positive-edge triggered)
3, 11	1R _D , 2R _D	direct reset action (active LOW)
4, 12	1Q̄, 2Q̄	outputs (active LOW)
7	2R _{EXT} /C _{EXT}	external resistor/capacitor connection
8	GND	ground (0 V)
13, 5	1Q, 2Q	outputs (active HIGH)
14, 6	1C _{EXT} , 2C _{EXT}	external capacitor connection
15	1R _{EXT} /C _{EXT}	external resistor/capacitor connection
16	V _{CC}	positive supply voltage




Fig. 1 Pin configuration.







Fig. 3 IEC logic symbol.



Note to Fig. 5

It is recommended to ground pins 6 ($2C_{EXT}$) and 14 ($1C_{EXT}$) externally to pin 8 (GND).



DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard (except for nR_{EXT}/C_{EXT})
I_{CC} category: MSI

AC CHARACTERISTICS FOR 74HC

GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T _{amb} (°C)						UNIT	TEST CONDITIONS		
		74HC							V _{CC} V	WAVEFORMS/NOTES	
		+25			-40 to +85		-40 to +125				
		min.	typ.	max.	min.	max.	min.				max.
t _{PHL} / t _{PLH}	propagation delay nA, nB to nQ, nQ		80 29 23	255 51 43		320 64 54		385 77 65	ns	2.0 4.5 6.0	C _{EXT} = 0 pF; R _{EXT} = 5 kΩ
t _{PHL} / t _{PLH}	propagation delay nR _D to nQ, nQ		66 24 19	215 43 37		270 54 46		325 65 55	ns	2.0 4.5 6.0	C _{EXT} = 0 pF; R _{EXT} = 5 kΩ
t _{THL} / t _{TLH}	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	
t _w	trigger pulse width nA = LOW	100 20 17	11 4 3		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 7
t _w	trigger pulse width nB = HIGH	100 20 17	17 6 5		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 7
t _w	reset pulse width nR _D = LOW	100 20 17	14 5 4		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 8
t _w	output pulse width nQ = HIGH nQ = LOW		450		-		-		μs	5.0	C _{EXT} = 100 nF; R _{EXT} = 10 kΩ; Figs 7 and 8
t _w	output pulse width nQ = HIGH nQ = LOW		75		-		-		ns	5.0	C _{EXT} = 0 pF; R _{EXT} = 5 kΩ; note 1; Figs 7 and 8
t _{rt}	retrigger time nA, nB		110		-		-		ns	5.0	C _{EXT} = 0 pF; R _{EXT} = 5 kΩ; note 2; Fig. 7
R _{EXT}	external timing resistor	10 2		1000 1000	-		-		kΩ	2.0 5.0	Fig. 9
C _{EXT}	external timing capacitor	no limits							pF	5.0	Fig. 9; note 3

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard (except for nR_{EXT}/C_{EXT})

I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications.

To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
$n\bar{A}$, nB	0.35
$n\bar{R}_D$	0.50

AC CHARACTERISTICS FOR 74HCT

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)						UNIT	V_{CC} V	TEST CONDITIONS WAVEFORMS/NOTES	
		74HCT									
		+25			-40 to +85		-40 to +125				
		min.	typ.	max.	min.	max.	min.				max.
t_{PHL}/t_{PLH}	propagation delay $n\bar{A}$, nB to $n\bar{Q}$, nQ		30	51		64		77	ns	4.5	$C_{EXT} = 0$ pF; $R_{EXT} = 5$ k Ω
t_{PHL}/t_{PLH}	propagation delay $n\bar{R}_D$ to nQ , $n\bar{Q}$		26	48		60		72	ns	4.5	$C_{EXT} = 0$ pF; $R_{EXT} = 5$ k Ω
t_{THL}/t_{TLH}	output transition time		7	15		19		22	ns	4.5	
t_W	trigger pulse width $n\bar{A} = \text{LOW}$	20	5		25		30		ns	4.5	Fig. 7
t_W	trigger pulse width $nB = \text{HIGH}$	20	5		25		30		ns	4.5	Fig. 7
t_W	reset pulse width $n\bar{R}_D = \text{LOW}$	20	7		25		30		ns	4.5	Fig. 8
t_W	output pulse width $nQ = \text{HIGH}$ $n\bar{Q} = \text{LOW}$		450		-		-		μs	5.0	$C_{EXT} = 100$ nF; $R_{EXT} = 10$ k Ω ; Figs 7 and 8
t_W	output pulse width $nQ = \text{HIGH}$ $n\bar{Q} = \text{LOW}$		75		-		-		ns	5.0	$C_{EXT} = 0$ pF; $R_{EXT} = 5$ k Ω ; note 1; Figs 7 and 8
t_{rt}	retrigger time $n\bar{A}$, nB		41		-		-		ns	5.0	$C_{EXT} = 0$ pF; $R_{EXT} = 5$ k Ω ; note 2; Fig. 7
R_{EXT}	external timing resistor	2		1000	-		-		k Ω	5.0	Fig. 9
C_{EXT}	external timing capacitor				no limits				pF	5.0	Fig 9; note 3

Notes to AC characteristics

1. For other R_{EXT} and C_{EXT} combinations see Fig. 9.

If $C_{EXT} > 10$ pF, the next formula is valid:

$$t_W = K \times R_{EXT} \times C_{EXT} \text{ (typ.)}$$

where, t_W = output pulse width in ns;

R_{EXT} = external resistor in k Ω ; C_{EXT} = external capacitor in pF;

K = constant = 0.45 for $V_{CC} = 5.0$ V and 0.55 for $V_{CC} = 2.0$ V.

The inherent test jig and pin capacitance at pins 15 and 7 (nR_{EXT}/C_{EXT}) is approximately 7 pF.

2. The time to retrigger the monostable multivibrator depends on the values of R_{EXT} and C_{EXT} .

The output pulse width will only be extended when the time between the active-going edges of the trigger input pulses meets the minimum retrigger time.

If $C_{EXT} > 10$ pF, the next formula (at $V_{CC} = 5.0$ V) for the set-up time of a retrigger pulse is valid:

$$t_{rt} = 35 + (0.11 \times C_{EXT}) + (0.04 \times R_{EXT} \times C_{EXT}) \text{ (typ.)}$$

where, t_{rt} = retrigger time in ns;

C_{EXT} = external capacitor in pF;

R_{EXT} = external resistor in k Ω .

The inherent test jig and pin capacitance at pins 15 and 7 (nR_{EXT}/C_{EXT}) is approximately 7 pF.

3. When the device is powered-up, initiate the device via a reset pulse, when $C_{EXT} < 50$ pF.

AC WAVEFORMS




Fig. 7 Output pulse control using retrigger pulse; $n\bar{R}_D = \text{HIGH}$.




Fig. 8 Output pulse control using reset input $n\bar{R}_D$; $n\bar{A} = \text{LOW}$.




Fig. 9 Typical output pulse width as a function of the external capacitor values at $V_{CC} = 5.0\text{ V}$ and $T_{amb} = 25\text{ }^\circ\text{C}$.




Fig. 10 Typical 'K' factor; external capacitance = 10 nF , external resistance = $10\text{ k}\Omega$ to $100\text{ k}\Omega$ and $T_{amb} = 25\text{ }^\circ\text{C}$.

APPLICATION INFORMATION

Power-up considerations

When the monostable is powered-up it may produce an output pulse, with a pulse width defined by the values of R_X and C_X , this output pulse can be eliminated using the circuit shown in Fig. 11.




Fig. 11 Power-up output pulse elimination circuit.

Power-down considerations

A large capacitor (C_X) may cause problems when powering-down the monostable due to the energy stored in this capacitor. When a system containing this device is powered-down or a rapid decrease of V_{CC} to zero occurs, the monostable may sustain damage, due to the capacitor discharging through the input protection diodes. To avoid this possibility, use a damping diode (D_X) preferably a germanium or Schottky-type diode able to withstand large current surges and connect as shown in Fig. 12.




Fig. 12 Power-down protection circuit.