





## Power MOSFET

PRODUCT SUMMARY		
$V_{DS}$ (V)	250	
$R_{DS(on)}$ ( $\Omega$ )	$V_{GS} = 10$ V	2.0
$Q_g$ (Max.) (nC)	8.2	
$Q_{gs}$ (nC)	1.8	
$Q_{gd}$ (nC)	4.5	
Configuration	Single	



## ORDERING INFORMATION

Package	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)
Lead (Pb)-free	IRFR214PbF	IRFR214TRLPbFa	IRFR214TRPbFa	-	IRFU214PbF
	SiHFR214-E3	SiHFR214TL-E3a	SiHFR214T-E3a	-	SiHFU214-E3
SnPb	IRFR214	-	IRFR214TRa	IRFR214TRR <sup>a</sup>	IRFU214
	SiHFR214	-	SiHFR214Ta	SiHFR214TRa	SiHFU214

## Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS  $T_C = 25$  °C, unless otherwise noted

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	$V_{DS}$	250	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	
Continuous Drain Current	$I_D$	2.2	A
		1.4	
Pulsed Drain Current <sup>a</sup>	$I_{DM}$	8.8	
Linear Derating Factor		0.20	W/°C
Linear Derating Factor (PCB Mount) <sup>e</sup>		0.020	
Single Pulse Avalanche Energy <sup>b</sup>	$E_{AS}$	190	mJ
Repetitive Avalanche Current <sup>a</sup>	$I_{AR}$	2.2	A
Repetitive Avalanche Energy <sup>a</sup>	$E_{AR}$	2.5	mJ
Maximum Power Dissipation	$P_D$	25	W
Maximum Power Dissipation (PCB Mount) <sup>e</sup>	$P_D$	2.5	W
Peak Diode Recovery dV/dt <sup>c</sup>	dV/dt	4.8	V/ns
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	- 55 to + 150	
Soldering Recommendations (Peak Temperature)	for 10 s	260 <sup>d</sup>	°C

## Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b.  $V_{DD} = 50$  V, Starting  $T_J = 25$  °C,  $L = 62$  mH,  $R_G = 25 \Omega$ ,  $I_{AS} = 2.2$  A (see fig. 12).
- c.  $I_{SD} \leq 2.2$  A,  $dI/dt \leq 65$  A/ $\mu$ s,  $V_{DD} \leq V_{DS}$ ,  $T_J \leq 150$  °C.
- d. 1.6 mm from case.
- e. When mounted on 1" square PCB (FR-4 or G-10 Material).

RoHS\*  
COMPLIANT


**THERMAL RESISTANCE RATINGS**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	-	110	°C/W
Maximum Junction-to-Ambient (PCB Mount) <sup>a</sup>	R <sub>thJA</sub>	-	-	50	
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-	-	5.0	

**Note**

a. When mounted on 1" square PCB (FR-4 or G-10 material).

**SPECIFICATIONS** T<sub>J</sub> = 25 °C, unless otherwise noted

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
<b>Static</b>							
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		250	-	-	V
V <sub>DS</sub> Temperature Coefficient	ΔV <sub>DS</sub> /T <sub>J</sub>	Reference to 25 °C, I <sub>D</sub> = 1 mA		-	0.39	-	V/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA		2.0	-	4.0	V
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ± 20 V		-	-	± 100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 250 V, V <sub>GS</sub> = 0 V		-	-	25	μA
		V <sub>DS</sub> = 200 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C		-	-	250	
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 1.3 A <sup>b</sup>	-	-	2.0	Ω
Forward Transconductance	g <sub>fs</sub>	V <sub>DS</sub> = 50 V, I <sub>D</sub> = 1.3 A		0.80	-	-	S
<b>Dynamic</b>							
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V, f = 1.0 MHz, see fig. 5		-	140	-	pF
Output Capacitance	C <sub>oss</sub>			-	42	-	
Reverse Transfer Capacitance	C <sub>rss</sub>			-	9.6	-	
Total Gate Charge	Q <sub>g</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 2.7 A, V <sub>DS</sub> = 200 V, see fig. 6 and 13 <sup>b</sup>	-	-	8.2	nC
Gate-Source Charge	Q <sub>gs</sub>			-	-	1.8	
Gate-Drain Charge	Q <sub>gd</sub>			-	-	4.5	
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = 125 V, I <sub>D</sub> = 2.7 A, R <sub>G</sub> = 24 Ω, R <sub>D</sub> = 45 Ω, see fig. 10 <sup>b</sup>		-	7.0	-	ns
Rise Time	t <sub>r</sub>		-	7.6	-		
Turn-Off Delay Time	t <sub>d(off)</sub>		-	16	-		
Fall Time	t <sub>f</sub>		-	7.0	-		
Internal Drain Inductance	L <sub>D</sub>	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nH
Internal Source Inductance	L <sub>S</sub>			-	7.5	-	
<b>Drain-Source Body Diode Characteristics</b>							
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	2.2	A
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>			-	-	8.8	
Body Diode Voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C, I <sub>S</sub> = 2.2 A, V <sub>GS</sub> = 0 V <sup>b</sup>		-	-	2.0	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25 °C, I <sub>F</sub> = 2.7 A, dI/dt = 100 A/μs <sup>b</sup>		-	190	390	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			-	0.65	1.3	μC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> and L <sub>D</sub> )					

**Notes**


a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width ≤ 300 μs; duty cycle ≤ 2 %.




KERSEMI

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




$V_{DS}$ , Drain-to-Source Voltage (volts)

Fig. 1 - Typical Output Characteristics,  $T_C = 25^\circ\text{C}$



$V_{GS}$ , Gate-to-Source Voltage (volts)

Fig. 3 - Typical Transfer Characteristics



$V_{DS}$ , Drain-to-Source Voltage (volts)

Fig. 2 - Typical Output Characteristics,  $T_C = 150^\circ\text{C}$




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit

Peak Diode Recovery  $dV/dt$  Test Circuit

\*  $V_{GS} = 5$  V for logic level devices

Fig. 14 - For N-Channel