

## Revision History

Revision .3(November 1997)

- tRDL has changed 10ns to 12ns.
- Binning -10 does not meet PC100 characteristics .  
So AC parameter/Characteristics have changed to 64M 2nd values.

Revision .4 (February 1998)

- Input leakage Currents (Inputs / DQ) are changed.  
 $I_{IL}(\text{Inputs}) : \pm 5\mu\text{A}$  to  $\pm 1\mu\text{A}$ ,  $I_{IL}(\text{DQ}) : \pm 5\mu\text{A}$  to  $\pm 1.5\mu\text{A}$ .
- The measuring condition of tR/tF is clearly defined each as  
0pF +50Ω to VSS/VDD, 50pF +50Ω to Vss/VDD
- Cin to be measured at VDD = 3.3V, TA = 23°C, f = 1MHz, VREF = 1.4V ± 200 mV.
- AC Operating Condition is changed as defined :  
 $V_{IH}(\text{max}) = 5.6\text{V}$  AC. The overshoot voltage duration is  $\leq 3\text{ns}$ .  
 $V_{IL}(\text{min}) = -2.0\text{V}$  AC. The undershoot voltage duration is  $\leq 3\text{ns}$ .
- Icc3PS is changed 1mA to 2mA.
- Icc6 for Low power is changed 400uA to 450uA.

Revision .5 (March 1998)

- Icc2N, Icc2NS, Icc3N & Icc3NS values are changed.

Revision .6 (June 1998)

- tSH (-10 binning) is revised.

**8M x 4Bit x 2 Banks Synchronous DRAM****FEATURES**


- JEDEC standard 3.3V power supply
- LVTTL compatible with multiplexed address
- Dual banks operation
- MRS cycle with address key programs
  - CAS latency (2 & 3)
  - Burst length (1, 2, 4, 8 & Full page)
  - Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Burst read single-bit write operation
- DQM for masking
- Auto & self refresh
- 64ms refresh period (4K Cycle)

**GENERAL DESCRIPTION**

The KM44S16020B is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 2 x 8,388,608 words by 4 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.


**ORDERING INFORMATION**

Part No.	Max Freq.	Interface	Package
KM44S16020BT-G/F8	125MHz	LVTTL	54 TSOP(II)
KM44S16020BT-G/FH	100MHz		
KM44S16020BT-G/FL	100MHz		
KM44S16020BT-G/F10	100MHz		

**FUNCTIONAL BLOCK DIAGRAM**

\* Samsung Electronics reserves the right to change products or specification without notice.

## PIN CONFIGURATION (Top view)



## PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
<u>CS</u>	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A12	Address	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA12, Column address : CA0 ~ CA9
BA	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
<u>RAS</u>	Row address strobe	Latches row addresses on the positive going edge of the CLK with <u>RAS</u> low. Enables row access & precharge.
<u>CAS</u>	Column address strobe	Latches column addresses on the positive going edge of the CLK with <u>CAS</u> low. Enables column access.
<u>WE</u>	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
DQM	Data input/output mask	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~ 3	Data input/output	Data inputs/outputs are multiplexed on the same pins.
VDD/Vss	Power supply/ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No connection /reserved for future use	This pin is recommended to be left No Connection on the device.

**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-1.0 ~ 4.6	V
Voltage on V <sub>DD</sub> supply relative to Vss	V <sub>DD</sub> , V <sub>DDQ</sub>	-1.0 ~ 4.6	V
Storage temperature	T <sub>STG</sub>	-55 ~ +150	°C
Power dissipation	P <sub>D</sub>	1	W
Short circuit current	I <sub>OS</sub>	50	mA

**Note :** Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

**DC OPERATING CONDITIONS**

Recommended operating conditions (Voltage referenced to V<sub>SS</sub> = 0V, TA = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V <sub>DD</sub> , V <sub>DDQ</sub>	3.0	3.3	3.6	V	
Input logic high voltage	V <sub>IH</sub>	2.0	3.0	V <sub>DDQ</sub> +0.3	V	1
Input logic low voltage	V <sub>IL</sub>	-0.3	0	0.8	V	2
Output logic high voltage	V <sub>OH</sub>	2.4	-	-	V	I <sub>OH</sub> = -2mA
Output logic low voltage	V <sub>OL</sub>	-	-	0.4	V	I <sub>OL</sub> = 2mA
Input leakage current (Inputs)	I <sub>IL</sub>	-1	-	1	uA	3
Input leakage current (I/O pins)	I <sub>IL</sub>	-1.5	-	1.5	uA	3,4

**Notes :** 1. V<sub>IH</sub> (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.

2. V<sub>IL</sub> (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.

3. Any input 0V ≤ V<sub>IN</sub> ≤ V<sub>DDQ</sub>,

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

4. Dout is disabled, 0V ≤ V<sub>OUT</sub> ≤ V<sub>DDQ</sub>.

**CAPACITANCE** (V<sub>DD</sub> = 3.3V, TA = 23°C, f = 1MHz, V<sub>REF</sub> = 1.4V ± 200 mV)

Pin	Symbol	Min	Max	Unit
Clock	CCLK	2.5	4.0	pF
RAS, CAS, WE, CS, CKE, DQM	C <sub>IN</sub>	2.5	5.0	pF
Address	C <sub>ADD</sub>	2.5	5.0	pF
DQ <sub>0</sub> ~ DQ <sub>3</sub>	C <sub>OUT</sub>	4.0	6.5	pF

**DC CHARACTERISTICS**

(Recommended operating condition unless otherwise noted, T A = 0 to 70°C)

Parameter	Symbol	Test Condition	CAS Latency	Version				Unit	Note
				-8	-H	-L	-10		
Operating Current (One bank active)	Icc1	Burst length = 1 tRC ≥ tRC(min) IOL = 0 mA		105	95	95	90	mA	1
Precharge standby current in power-down mode	Icc2P	CKE ≤ VIL(max), tcc = 15ns	1				mA		
	Icc2PS	CKE & CLK ≤ VIL(max), tcc = ∞	1						
Precharge standby current in non power-down mode	Icc2N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc = 15ns Input signals are changed one time during 30ns	20				mA		
	Icc2NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc = ∞ Input signals are stable	10						
Active standby current in power-down mode	Icc3P	CKE ≤ VIL(max), tcc = 15ns	2				mA		
	Icc3PS	CKE & CLK ≤ VIL(max), tcc = ∞	2						
Active standby current in non power-down mode (One bank active)	Icc3N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc = 15ns Input signals are changed one time during 30ns	30				mA		
	Icc3NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc = ∞ Input signals are stable	20				mA		
Operating current (Burst mode)	Icc4	IOL = 0 mA Page burst 2Banks activated tCCD = 2CLKs	3	115	95	95	95	mA	1
Refresh current	Icc5	tRC ≥ tRC(min)	2	85	95	85	80		
Self refresh current	Icc6	CKE ≤ 0.2V	150				135	mA	2
			1				450	uA	3

**Notes :** 1. Measured with outputs open.


2. Refresh period is 64ms.

3. KM44S16020BT-G\*\*


4. KM44S16020BT-F\*\*

AC OPERATING TEST CONDITIONS ( $V_{DD} = 3.3V \pm 0.3V$ ,  $T_A = 0$  to  $70^\circ C$ )

Parameter	Value	Unit
Input levels ( $V_{IH}/V_{IL}$ )	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	$t_{R/F} = 1/1$	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

## OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version				Unit	Note
		-8	-H	-L	-10		
Row active to row active delay	t <sub>RRD(min)</sub>	16	20	20	20	ns	1
RAS to CAS delay	t <sub>RC(min)</sub>	20	20	20	24	ns	1
Row precharge time	t <sub>RP(min)</sub>	20	20	20	24	ns	1
Row active time	t <sub>TRAS(min)</sub>	48	50	50	50	ns	1
	t <sub>TRAS(max)</sub>	100				us	
Row cycle time	t <sub>RC(min)</sub>	68	70	70	80	ns	1
Last data in to row precharge	t <sub>RD(min)</sub>	8	10	10	12	ns	2
Last data in to new col. address delay	t <sub>CCL(min)</sub>	1				CLK	2
Last data in to burst stop	t <sub>BCL(min)</sub>	1				CLK	2
Col. address to col. address delay	t <sub>CCD(min)</sub>	1				CLK	3
Number of valid output data	CAS latency=3	2				ea	4
	CAS latency=2	1					

- Notes :**
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
  2. Minimum delay is required to complete write.
  3. All parts allow every cycle column address change.
  4. In case of row precharge interrupt, auto precharge and read burst stop.

## AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Symbol	-8		-H		-L		-10		Unit	Note
			Min	Max	Min	Max	Min	Max	Min	Max		
CLK cycle time	CAS latency=3	tcc	8	1000	10	1000	10	1000	10	1000	ns	1
	CAS latency=2		12		10		12		13			
CLK to valid output delay	CAS latency=3	tsAC		6	6		6		7		ns	1,2
	CAS latency=2			6	6		7		7			
Output data hold time	CAS latency=3	toH	3		3		3		3		ns	2
	CAS latency=2		3		3		3		3			
CLK high pulse width		tCH	3		3		3		3.5		ns	3
CLK low pulse width		tCL	3		3		3		3.5		ns	3
Input setup time		tSS	2		2		2		2.5		ns	3
Input hold time		tSH	1		1		1		1		ns	3
CLK to output in Low-Z		tSLZ	1		1		1		1		ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ		6	6		6		7		ns	
	CAS latency=2			6	6		7		7			

Notes : 1. Parameters depend on programmed CAS latency.

2. If clock rising time is longer than 1ns,  $(tr/2-0.5)$ ns should be added to the parameter.

3. Assumed input rise and fall time ( $tr & tf$ ) = 1ns.

If  $tr & tf$  is longer than 1ns, transient time compensation should be considered,

i.e.,  $[(tr + tf)/2-1]$ ns should be added to the parameter.

## DQ BUFFER OUTPUT DRIVE CHARACTERISTICS

Parameter	Symbol	Condition	Min	Typ	Max	Unit	Notes
Output rise time	trh	Measure in linear region : 1.2V ~1.8V	1.37		4.37	Volts/ns	4
Output fall time	tfh	Measure in linear region : 1.2V ~1.8V	1.30		3.8	Volts/ns	4
Output rise time	trh	Measure in linear region : 1.2V ~1.8V	2.8	3.9	5.6	Volts/ns	1,2,3
Output fall time	tfh	Measure in linear region : 1.2V ~1.8V	2.0	2.9	5.0	Volts/ns	1,2,3

Notes : 1. Output rise and fall time must be guaranteed across V<sub>DD</sub> and process range.

2. Rise time specification based on 0pF + 50 Ohms to V<sub>SS</sub>, use these values to design to.


3. Fall time specification based on 0pF + 50 Ohms to V<sub>DD</sub>, use these values to design to.

4. Measured into 50pF only, use these values to characterize to.


5. All measurements done with respect to V<sub>SS</sub>.

**IBIS SPECIFICATION****IoH Characteristics (Pull-up)**

Voltage (V)	100MHz Min I (mA)	100MHz Max I (mA)	66MHz Min I (mA)
3.45		-2.4	
3.3		-27.3	
3.0	0.0	-74.1	-0.7
2.6	-21.1	-129.2	-7.5
2.4	-34.1	-153.3	-13.3
2.0	-58.7	-197.0	-27.5
1.8	-67.3	-226.2	-35.5
1.65	-73.0	-248.0	-41.1
1.5	-77.9	-269.7	-47.9
1.4	-80.8	-284.3	-52.4
1.0	-88.6	-344.5	-72.5
0.0	-93.0	-502.4	-93.0


**IoL Characteristics (Pull-down)**

Voltage (V)	100MHz Min I (mA)	100MHz Max I (mA)	66MHz Min I (mA)
0.0	0.0	0.0	0.0
0.4	27.5	70.2	17.7
0.65	41.8	107.5	26.9
0.85	51.6	133.8	33.3
1.0	58.0	151.2	37.6
1.4	70.7	187.7	46.6
1.5	72.9	194.4	48.0
1.65	75.4	202.5	49.5
1.8	77.0	208.6	50.7
1.95	77.6	212.0	51.5
3.0	80.3	219.6	54.2
3.45	81.4	222.6	54.9




**V<sub>DD</sub> Clamp @ CLK, CKE,  $\overline{CS}$ , DQM & DQ**

V <sub>DD</sub> (V)	I (mA)
0.0	0.0
0.2	0.0
0.4	0.0
0.6	0.0
0.7	0.0
0.8	0.0
0.9	0.0
1.0	0.23
1.2	1.34
1.4	3.02
1.6	5.06
1.8	7.35
2.0	9.83
2.2	12.48
2.4	15.30
2.6	18.31

**Minimum V<sub>DD</sub> clamp current  
(Referenced to V<sub>DD</sub>)****V<sub>SS</sub> Clamp @ CLK, CKE,  $\overline{CS}$ , DQM & DQ**

V <sub>SS</sub> (V)	I (mA)
-2.6	-57.23
-2.4	-45.77
-2.2	-38.26
-2.0	-31.22
-1.8	-24.58
-1.6	-18.37
-1.4	-12.56
-1.2	-7.57
-1.0	-3.37
-0.9	-1.75
-0.8	-0.58
-0.7	-0.05
-0.6	0.0
-0.4	0.0
-0.2	0.0
0.0	0.0

**Minimum V<sub>SS</sub> clamp current**

**KM44S16020B****CMOS SDRAM****FREQUENCY vs. AC PARAMETER RELATIONSHIP TABLE****KM44S16020BT-8**

(Unit : Number of clock)

Frequency	CAS Latency	tRC	tRAS	tRP	tRRD	tRCD	tCCD	tCDL	tRDL
		68ns	48ns	20ns	16ns	20ns	8ns	8ns	8ns
125MHz (8.0ns)	3	9	6	3	2	3	1	1	1
100MHz (10.0ns)	3	7	5	2	2	2	1	1	1
83MHz (12.0ns)	2	6	4	2	2	2	1	1	1
75MHz (13.0ns)	2	6	4	2	2	2	1	1	1
66MHz (15.0ns)	2	5	4	2	2	2	1	1	1

**KM44S16020BT-H**

(Unit : Number of clock)

Frequency	CAS Latency	tRC	tRAS	tRP	tRRD	tRCD	tCCD	tCDL	tRDL
		70ns	50ns	20ns	20ns	20ns	10ns	10ns	10ns
100MHz (10.0ns)	2	7	5	2	2	2	1	1	1
83MHz (12.0ns)	2	6	5	2	2	2	1	1	1
75MHz (13.0ns)	2	6	4	2	2	2	1	1	1
66MHz (15.0ns)	2	5	4	2	2	2	1	1	1
60MHz (16.7ns)	2	5	3	2	2	2	1	1	1

**KM44S16020BT-L**

(Unit : Number of clock)

Frequency	CAS Latency	tRC	tRAS	tRP	tRRD	tRCD	tCCD	tCDL	tRDL
		70ns	50ns	20ns	20ns	20ns	10ns	10ns	10ns
100MHz (10.0ns)	3	7	5	2	2	2	1	1	1
83MHz (12.0ns)	2	6	5	2	2	2	1	1	1
75MHz (13.0ns)	2	6	4	2	2	2	1	1	1
66MHz (15.0ns)	2	5	4	2	2	2	1	1	1
60MHz (16.7ns)	2	5	3	2	2	2	1	1	1

**KM44S16020BT-10**

(Unit : Number of clock)

Frequency	CAS Latency	tRC	tRAS	tRP	tRRD	tRCD	tCCD	tCDL	tRDL
		80ns	50ns	24ns	20ns	24ns	10ns	10ns	12ns
100MHz (10.0ns)	3	8	5	3	2	3	1	1	2
83MHz (12.0ns)	3	7	5	2	2	2	1	1	1
75MHz (13.0ns)	2	7	4	2	2	2	1	1	1
66MHz (15.0ns)	2	6	4	2	2	2	1	1	1
60MHz (16.7ns)	2	5	3	2	2	2	1	1	1

## SIMPLIFIED TRUTH TABLE

Command		CKEn-1	CKEn	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	DQM	BA	A10/AP	A12 ~ A11, A9 ~ A0	Note				
Register	Mode register set	H	X	L	L	L	L	X	OP code			1,2				
Refresh	Auto refresh		H	H	L	L	L	H	X	X		3				
	Self refresh			L						X		3				
	Exit	L	H	L	H	H	H	X	X		3					
				H	X	X	X				3					
Bank active & row addr.			H	X	L	L	H	H	X	V	Row address					
Read & column address		Auto precharge disable		H	X	L	H	L	H	X	V	L	Column address (A0 ~ A9)	4		
		Auto precharge enable												4,5		
Write & column address		Auto precharge disable		H	X	L	H	L	L	X	V	L	Column address (A0 ~ A9)	4		
		Auto precharge enable												4,5		
Burst stop			H	X	L	H	H	L	X	X				6		
Precharge		Bank selection		H	X	L	L	H	L	X	V	L	X			
		Both banks														
Clock suspend or active power down	Entry	H	L	H	X	X	X	X	X							
				L	V	V	V		X							
Precharge power down mode	Entry	H	L	H	X	X	X	X	X							
				L	H	H	H		X							
	Exit	L	H	H	X	X	X	X	X							
				L	V	V	V		X							
DQM			H	X				V	X				7			
No operation command			H	X	H	X	X	X	X	X						
					L	H	H	H								

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

**Note :** 1. OP Code : Operand code

A0 ~ A12, BA : Program keys. (@ MRS)

2. MRS can be issued only at both banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at both banks precharge state.

4. BA : Bank select address.

If "Low" at read, write, row active and precharge, bank A is selected.

If "High" at read, write, row active and precharge, bank B is selected.

If A10/AP is "High" at row precharge, BA is ignored and both banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at t RP after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)