Dual 10-Bit Nonvolatile DAC

Preliminary

FEATURES

- Two 10-Bit Nonvolatile DACs
 - INL ±1LSB
 - DNL ±1LSB
- Programmable Configuration
- Programmable Power On Reset Options
 - Recall Full Scale Value
 - Recall Zero Scale Value
 - Recall Mid-Scale Value
 - Recall NV Register Value


- Tandem or Independent Operation of DACs
- Programmable Power Down Mode (Short VOUT to GND or Float VOUT)
- I2C Interface
- Low Noise Outputs
- 2.7V to 5.5V Operation
- -40°C to 85°C Temperature Range

APPLICATIONS

- ATE Set and Forget Calibration
- Laser Biasing

RFPA Biasing

SIMPLIFIED APPLICATION DRAWING



©SUMMIT MICROELECTRONICS, Inc., 2001 • 300 Orchard City Dr., Suite 131 • Campbell, CA 95008 • Phone 408-378-6461 • FAX 408-378-6586 • www.summitmicro.com



Preliminary

INTRODUCTION

The SMP9210, -11, -12 trio are serial input, voltage output, dual 10-Bit digital to analog converters. They can operate from a single 2.7V to 5.5V supply. Internal precision buffers swing rail-to-rail with an input reference range from ground to the positive supply.

They integrate two 10-Bit DACs and their associated circuits: an enhanced unity gain operational amplifier

output, a 10-Bit volatile data latch, a 10-bit nonvolatile data register and an industry standard 2-wire serial interface.


Programming of configuration, control and calibration values by the user can be simplified with the interface adapter and Windows GUI software obtainable from Summit Microelectronics.

RECOMMENDED OPERATING CONDITIONS

Temperature –40°C to 85°C. Voltage 2.7V to 5.5V


FUNCTIONAL BLOCK DIAGRAMS


Note: Pinouts for these three drawings reflect the 14 pin SOIC package.





Preliminary








Preliminary

PIN CONFIGURATIONS



 $\mathsf{GND} \;\; \square$

PIN DESCRIPTIONS

GND [

V_{DD}

Power supply input.

GND

Power supply return.

Vout1, Vout2

The voltage output of the DACs. It is buffered by a unity-gain follower that can slew up to $1V/\mu s$.

9 | CS

VREFL1, VREFL2

The lower of the voltage reference inputs. V_{REF}L must be equal to or greater than ground and less than V_{REF}H.

VREFH1, VREFH2

The higher of the voltage reference inputs. $V_{REF}H$ must be equal to or less than V_{CC} and greater than $V_{REF}L$.

A0, A1, A2

The address inputs for the serial interface logic. Biasing the address inputs will determine the device's bus address that is contained within the serial data stream when communicating over the serial bus.

SCL

9

□ MUTE#

The serial interface clock. It is used to clock the data in and out. When writing to the device data must remain stable while SCL is high. When reading from the device data is clocked out on the falling edge of SCL.

GND □

8

9

2048 16-PCon

SDA

The bidirectional pin used to transfer data in and out of the device.

CS

Chip Select input (V_{IH} = selected) in the 9210. See the Block Diagrams.

MUTE#

Mute input (V_{IL} = mute) in the 9211. See the Block Diagrams.

VREF

V_{REF} output (1.25V) in the 9212. See the Block Diagrams.

Note: NC pins are not connected.



Preliminary

ABSOLUTE MAXIMUM RATINGS*

*Comment

Stresses listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

DC OPERATING CHARACTERISTICS

(Over Recommended Operating Conditions; Voltages are relative to GND)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units				
Static Performance (1)										
N	Resolution		10			Bits				
INL	Relative Accuracy		-2	±1	2	LSB				
DNL	Differential nonlinearity	Guaranteed monotonic	-1	±0.5	1	LSB				
VZSE	Zero scale error	Data = 000 _{HEX}	0		20	mV				
VFS	Full scale voltage	Data = 3FF _{HEX}			V _{REF} H -1LSB	V				
TCV	Full scale temperature coefficient			±15		ppm				
	Offset error		-0.3		0.3	%VFS				
	Gain error		-0.5		0.5	%				
Match	ing Performance		-							
	Linearity matching error			±5		LSB				
Analo	g Output									
I _{OUT}	Output current	Data = 200_{HEX} , ΔV_{OUT} , 3LSB			±5	mA				
LDREG	Load regulation @ halfscale	Data = 200_{HEX} , RL = $1k\Omega$ to ∞		1	4	LSB				
C _L	Capacitive load	No oscillation		500		pF				
Refere	Reference Voltages									
$V_{REF}H$		$V_{REF}H > V_{REF}L$			V _{DD}	V				
V _{REF} L		$V_{REF}L < V_{REF}H$	GND			V				
V _{REF} OUT		SMP9212		1.25		V				

(1) $V_{RFF}L = 0.5V$, $V_{RFF}H = 4.5V$

2048 Elect TableA 3.1



Preliminary

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units			
Power									
	Power supply current	NV write $V_{DD} = 5.5V$			3	mA			
		NV write $V_{DD} = 2.7V$			3	mA			
	Standby or quiescent	Excluding current through DACs V _{DD} = 5.5V			1	mA			
I _{DD}	Standby of quiescent	Excluding current through DACs V _{DD} = 2.7V			1	mA			
	Power down	Total current including DAC $V_{DD} = 5.5V$			1	mA			
	Power down	Total current including DAC $V_{DD} = 2.7V$			1	mA			
V _{DD}	Supply voltage		2.7		5.5	V			
V _{IH}	SDA, SCL				$0.7 \times V_{DD}$	V			
V _{IL}	SDA, SCL		$0.3 \times V_{DD}$			V			
V _{OL}	SDA	$I_{OL} = 3mA$			0.4	V			
I _{LI}	Input leakage	$V_{IN} = 0$ to V_{DD}		100		μA			
I _{LO}	Output leakage	V _{OUT} powered down in high impedance mode			10	μΑ			
W _{END}	Write endurance	Number of NV store operations	1 × 10 ⁶			NV stores			
t _{DR}	Data retention	NV data retention	100			Years			

2048 Elect TableB

Preliminary

DEVICE OPERATION

INTRODUCTION

The device has two 10-Bit digital to analog converters that are comprised of a resistor network that converts a digital input into an equivalent analog output voltage in proportion to the applied reference voltage. The voltage differential between each of the $V_{REF}L$ and $V_{REF}H$ input pairs sets the full-scale output voltage for their respective DAC.

Each DAC has a 10-Bit volatile register that holds the current digital value. The register can be set to any value by the serial interface; commanded to load the zero scale value, full scale value or mid-scale value; or can recall a preset value stored in a nonvolatile register.

Each DAC has a 10-Bit nonvolatile register that can hold a 'set-and-forget' value that can be recalled whenever the device is powered-on.

The device also has a nonvolatile configuration register that is accessible over the 2-wire bus. The configuration register is used to select the device type identifier, the function of pin 8 and the DAC power-on state.




Figure 1. START and STOP Timing

ACCESSING THE DACS

The device uses the industry standard 2-wire serial protocol. The bus is designed for two-way, two-line serial communication between different integrated circuits. The two lines are the SCL (serial clock) and SDA (serial data) and both lines must be tied to the positive supply through a pull-up resistor. The protocol defines devices as being either Masters or Slaves. The SMP9210, -11, or -12 will always be a Slave because it does not initiate any communications or provide a clock output.

Data transfers are initiated when a Master issues a Start condition, which is a high to low transition on SDA while SCL is high (see Figure 1). The Start is immediately followed by an eight bit transmission: bits 7 through 1 comprise the device type identifier and bus device bus address; bit 0 is the Read/Write bit indicating the action to follow. If the intended device receives the byte and recognizes its address it will return an Acknowledge during the 9th clock cycle. Some data transfers will be concluded with a Stop condition, which is a low to high transition on SDA while SCL is high. Note: a Stop condition must be performed for all nonvolatile Write operations. Timing for all I²C operations are summarized in Figure 2 and Table 1.

The DAC device type identifier default is $0101_{\rm BIN}$. In order to accommodate more than eight devices on a single bus the device type identifier can be modified by the end user by writing to the Configuration Registers. (See page 10)




Figure 2. Data/Clock Timing



Preliminary

Symbol	Parameter	Conditions	Min.	Max.	Units
f _{SCL}	SCL clock frequency		0	100	kHz
t _{LOW}	Clock low period		4.7		μs
t _{HIGH}	Clock high period		4.0		μs
t _{BUF}	Bus free time (1)	Before new transmission	4.7		μs
t _{SU:STA}	Start condition setup time		4.7		μs
t _{HD:STA}	Start condition hold time		4.0		μs
t _{su:sto}	Stop condition setup time		4.7		μs
t _{AA}	Clock edge to valid output (1)	SCL low to valid SDA (cycle n)	0.3	3.5	μs
t _{DH}	Data Out hold time (1)	SCL low (cycle n+1) to SDA change	0.3		μs
t _R	SCL and SDA rise time (1)			1000	ns
t _F	SCL and SDA fall time (1)			300	ns
t _{SU:DAT}	Data In setup time (1)		250		ns
t _{HD:DAT}	Data In hold time (1)		0		ns
TI	Noise filter SCL and SDA (1)	Noise suppression		100	ns
t _{wR}	Write cycle time			5	ms

Note (1) These values are guaranteed by design.

2048 Table01 2.0

Table 1. Data/Clock Timing

MSB D7	D6	D5	D4	D3	D2	D1	LSB D0 Command		Function	
1	0	0	1	Х	Х	D9	D8	Write DAC1	Write 10-Bit value to DAC1	
1	0	1	0	Х	Х	D9	D8	Write DAC2	Write 10-Bit value to DAC2	
1	0	1	1	Х	Х	D9	D8	Write both DACs	Write 10-Bit value to both DACs	
1	1	0	1	1	1	1	0	3F DAC2	Set DAC2 to full scale (V _{REF} H)	
1	1	0	1	1	1	0	1	3F DAC1	Set DAC1 to full scale (V _{REF} H)	
1	1	0	1	1	1	1	1	3F both DACs	Set both DACs to full scale ($V_{\text{REF}}H$)	
1	1	1	0	1	1	1	0	Zero DAC2	Set DAC2 to zero scale (V _{REF} L)	
1	1	1	0	1	1	0	1	Zero DAC1	Set DAC1 to zero scale (V _{REF} L)	
1	1	1	0	1	1	1	1	Zero both DACs	Set both DACs to zero scale (V _{REF} L)	
1	1	1	1	х	х	1	0	Recall DAC2	Recall E ² to DAC2	
1	1	1	1	Х	х	0	1	Recall DAC1	Recall E ² to DAC1	
1	1	1	1	Х	Х	1	1	Recall both DACs	Recall E ² to both DACs	
1	0	0	0	Х	Х	1	0	PD DAC2	Power down DAC2 (V _{OUT} to GND)	
1	0	0	0	Х	х	0	1	PD DAC1	Power down DAC1 (V _{OUT} to GND)	
1	0	0	0	Х	Х	1	1	PD both DACs	Power down both DACs (V _{OUT} to GND)	

2048 Table02 3.0

Table 2. Command Structure



Preliminary

The command structure is illustrated in Table 2. Of special note is the ability to write individually to either of the two DACs, or write to them both. The first three commands are three bytes in length and can either be volatile or nonvolatile.

ACK and NACK

A device that is receiving data will respond with an Acknowledge by pulling the SDA line low (ACK) after each byte is transmitted. The transmitting device will recognize this and continue to transmit. When the Master has received the data it expects it will hold the SDA line high (NACK) and the transmitting device will end transmission.

Sequence

The sequence is to issue a Start, followed by the device type and bus address with the Read/Write bit set to zero. The device will respond with an Acknowledge and the Master will then issue the command and follow-on data. In Figure 3 the Write is to DAC1 where the command = 1001_{BIN}; D9 and D8 are the MSBs of the DAC value being written. The device will then respond with an Acknowl-

edge followed by the Master writing the last eight bits. If no Stop is generated after the device Acknowledge the Write is only to the register. If the device Acknowledge is followed by a Stop the data is written to both the DAC register and to the nonvolatile register.

Reading the Device

Reading the DACs requires setting the R/W bit to one. Then the host supplies clocks and the device will output data as shown in Figure 4. PD is the Power Down mode indicator: 1 = power down, 0= DAC active. Both DACs provide their data for a single Read operation.

Special Configurations

The SMP9210 can be configured by the end user or by Summit prior to shipment (see page 10). Reading the configuration register can also be performed if it has not already been locked. See Figure 5. There is one configuration register and it is accessed through the serial interface using 1001_{BIN} as the device type address, consequently the DAC address should never be set to 1001_{BIN}. The register is shown in Table 3.




Figure 3. DAC1 Write Operation (see Table 2)




Figure 4. Read DAC1 (See DAC2 Differentiator & Table 2)

Preliminary

CONFIGURATION REGISTER

Note: All parts are normally shipped with the Configuration Register locked. Unlocked user configurable parts are available on a special order basis. Contact the factory.




Figure 5. Configuration Register (see Table 3)

MSB C7	C6	C 5	C4	СЗ	C2	C1	LSB C0	Function
				.,	х	х	0	Configuration register accessible
					х	Х	1	Configuration register locked
		0			0		Power on recall: DACs set to all 0s	
		x		X	0	1		Power on recall: DACs set to all 1s
X	Х		X		1	0		Power on recall: DACs set to mid scale
					1	1	х	Power on recall: DACs set to NV register
				0				At power down V _{OUT} = low impedance
	1 X X		At power down V _{OUT} = high impedance					
$\overline{}$	PDA2*		PDA0*					Programmble DAC address

* Note: Never set the DAC address to $1001_{\rm BIN}$. The Slave address for the configuration register is $1001_{\rm BIN}$, and a collision will occur on the I^2C bus.

2048 Table03 3.1

Table 3. Configuration Register

Preliminary

PROGRAMMING CONNECTION

HARDWARE

The end user can use the summit SMX3200 programming cable and software that have been developed to operate with a standard personal computer. The programming cable interfaces directly between a PC's parallel port and the target application. The application's values are entered via an intuitive graphical user interface employing drop-down menus.

After the desired settings for the application are determined the software will generate a hex file that can be transferred to the target device or downloaded to Summit. If it is downloaded to Summit a customer part number will be assigned and the file will be used to customize the devices during the final electrical test operations.





Figure 6. Programming Connection


ORDERING INFORMATION




Preliminary

PACKAGES

14 PIN SOIC PACKAGE




16 PIN SSOP PACKAGE





Preliminary

PART MARKING



n = Package type (P or S) L = Lot number YY = Year WW = Work Week 9210: ZZ = blank 9211: ZZ = 11

9212: *ZZ* = 12

NOTICE

SUMMIT Microelectronics, Inc. reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. SUMMIT Microelectronics, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, SUMMIT Microelectronics, Inc. shall not be liable for any damages arising as a result of any error or omission.

SUMMIT Microelectronics, Inc. does not recommend the use of any of its products in life support or aviation applications where the failure or malfunction of the product can reasonably be expected to cause any failure of either system or to significantly affect their safety or effectiveness. Products are not authorized for use in such applications unless SUMMIT Microelectronics, Inc. receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of SUMMIT Microelectronics, Inc. is adequately protected under the circumstances.

Power Management for Communications™

© Copyright 2001 SUMMIT Microelectronics, Inc.

This Document supersedes all previous versions.

I²C is a trademark of Philips Corporation.