

**20V N-CHANNEL Enhancement Mode MOSFET**


# MTA55N02N3

$BV_{DSS}$	20V
$I_D$	3.6A
$R_{DSON(MAX)}@V_{GS}=4.5V, I_D=3.6A$	29mΩ (typ.)
$R_{DSON(MAX)}@V_{GS}=2.5V, I_D=3.1A$	39mΩ (typ.)


**Features**

- Simple drive requirement
- Small package outline
- Capable of 2.5V gate drive
- Pb-free lead plating and halogen-free package

**Symbol**




**Outline**



**Ordering Information**

Device	Package	Shipping
MTA55N02N3-0-T1-G	SOT-23 (Pb-free lead plating and halogen-free package)	3000 pcs / Tape & Reel





**Absolute Maximum Ratings (Ta=25°C)**

Parameter	Symbol	Limits	Unit
Drain-Source Voltage	V <sub>DS</sub>	20	V
Gate-Source Voltage	V <sub>GS</sub>	±12	V
Continuous Drain Current @V <sub>GS</sub> =4.5V, T <sub>A</sub> =25°C (Note 3)	I <sub>D</sub>	3.6	A
Continuous Drain Current @V <sub>GS</sub> =4.5V, T <sub>A</sub> =70°C (Note 3)		2.9	A
Pulsed Drain Current (Notes 1, 2)	I <sub>DM</sub>	10	A
Maximum Power Dissipation@ T <sub>A</sub> =25°C	P <sub>D</sub>	1.38 (Note 3)	W
Linear Derating Factor		0.01	W/°C
Operating Junction and Storage Temperature	T <sub>j</sub> , T <sub>stg</sub>	-55~+150	°C

- Note : 1. Pulse width limited by maximum junction temperature.  
 2. Pulse width ≤ 300μs, duty cycle ≤ 2%.  
 3. Surface mounted on 1 in<sup>2</sup> copper pad of FR-4 board, t ≤ 5s; 270°C/W when mounted on minimum copper pad.

**Thermal Performance**

Parameter	Symbol	Limit	Unit
Thermal Resistance, Junction-to-Ambient, max	R <sub>θJA</sub>	90	°C/W
Thermal Resistance, Junction-to-Case, max	R <sub>θJC</sub>	80	°C/W

Note : Surface mounted on 1 in<sup>2</sup> copper pad of FR-4 board, t ≤ 5s; 270°C/W when mounted on minimum copper pad.


**Electrical Characteristics (Tj=25°C, unless otherwise noted)**

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>					
BV <sub>DSS</sub>	20	-	-	V	V <sub>GS</sub> =0, I <sub>D</sub> =250μA
ΔBV <sub>DSS</sub> /ΔT <sub>j</sub>	-	0.1	-	V/°C	Reference to 25°C, I <sub>D</sub> =1mA
V <sub>GS(th)</sub>	0.35	0.5	0.7	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA
I <sub>GSS</sub>	-	-	±100	nA	V <sub>GS</sub> =±12V, V <sub>DS</sub> =0
I <sub>DSS</sub>	-	-	1	μA	V <sub>DS</sub> =20V, V <sub>GS</sub> =0
	-	-	10	μA	V <sub>DS</sub> =20V, V <sub>GS</sub> =0 (T <sub>j</sub> =70°C)
*R <sub>DSON</sub>	-	29	55	mΩ	I <sub>D</sub> =3.6A, V <sub>GS</sub> =4.5V
	-	39	70		I <sub>D</sub> =3.1A, V <sub>GS</sub> =2.5V
*G <sub>FS</sub>	-	7.5	-	S	V <sub>DS</sub> =5V, I <sub>D</sub> =3.6A
<b>Dynamic</b>					
C <sub>iss</sub>	-	440	-	pF	V <sub>DS</sub> =10V, V <sub>GS</sub> =0, f=1MHz
C <sub>oss</sub>	-	61	-		
C <sub>rss</sub>	-	59	-		

$t_{d(ON)}$	-	4.5	-	ns	$V_{DS}=10V, I_D=3.6A, V_{GS}=5V$ $R_G=6\Omega, R_D=2.8\Omega$
$t_r$	-	7.4	-		
$t_{d(OFF)}$	-	19	-		
$t_f$	-	7.2	-		
$Q_g$	-	4.4	-	nC	$V_{DS}=10V, I_D=3.6A, V_{GS}=4.5V$
$Q_{gs}$	-	0.7	-		
$Q_{gd}$	-	1.7	-		
<b>Source-Drain Diode</b>					
$*V_{SD}$	-	0.8	1.2	V	$V_{GS}=0V, I_S=1.6A$
$I_S$	-	-	1	A	$V_D=V_G=0V, V_S=1.2V$
$I_{SM}$	-	-	10		

\*Pulse Test : Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$


### Recommended Soldering Footprint




Unit :  $\frac{mm}{inches}$

**Typical Characteristics**


Typical Output Characteristics




Static Drain-Source On-resistance vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Forward Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Capacitance vs Reverse Voltage




**Typical Characteristics(Cont.)**


Maximum Safe Operating Area




Gate Threshold Voltage vs Ambient Temperature




Gate Charge Characteristics




Maximum Drain Current vs Junction Temperature




Transient Thermal Response Curves



**Reel Dimension**




**Carrier Tape Dimension**



**Recommended wave soldering condition**

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


**Recommended temperature profile for IR reflow**



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T <sub>smax</sub> to T <sub>p</sub> )	3°C/second max.	3°C/second max.
Preheat -Temperature Min(T <sub>s min</sub> ) -Temperature Max(T <sub>s max</sub> ) -Time(t <sub>s min</sub> to t <sub>s max</sub> )	100°C 150°C 60-120 seconds	150°C 200°C 60-180 seconds
Time maintained above: -Temperature (T <sub>L</sub> ) - Time (t <sub>L</sub> )	183°C 60-150 seconds	217°C 60-150 seconds
Peak Temperature(T <sub>P</sub> )	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

**SOT-23 Dimension**



\*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.1102	0.1204	2.80	3.04	J	0.0032	0.0079	0.08	0.20
B	0.0472	0.0669	1.20	1.70	K	0.0118	0.0266	0.30	0.67
C	0.0335	0.0512	0.89	1.30	L	0.0335	0.0453	0.85	1.15
D	0.0118	0.0197	0.30	0.50	S	0.0830	0.1161	2.10	2.95
G	0.0669	0.0910	1.70	2.30	V	0.0098	0.0256	0.25	0.65
H	0.0000	0.0040	0.00	0.10	L1	0.0118	0.0197	0.30	0.50

- Notes:**
- Controlling dimension: millimeters.
  - Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
  - If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.