



ADS821

www.burr-brown.com/databook/ADS821.html

Society 10-Bit, 40MHz Sampling ANALOG-TO-DIGITAL CONVERTER

FEATURES

• NO MISSING CODES

• INTERNAL REFERENCE

● LOW POWER: 380mW

HIGH SNR: 58dB

INTERNAL TRACK/HOLD

PACKAGE: 28-Lead SOIC and SSOP

APPLICATIONS


- VIDEO DIGITIZING
- ULTRASOUND IMAGING
- GAMMA CAMERAS
- SET-TOP BOXES
- CABLE MODEMS
- CCD IMAGING
 Color Copiers
 Scanners
 Camcorders
 Security Cameras
 Fax Machines
- IF AND BASEBAND DIGITIZATION
- **TEST INSTRUMENTATION**

DESCRIPTION

The ADS821 is a low power, monolithic 10-bit, 40MHz analog-to-digital converter utilizing a small geometry CMOS process. This COMPLETE converter includes a 10-bit quantizer with internal track/hold, reference, and a power down feature. It operates from a single +5V power supply and can be configured to accept either differential or single-ended input signals.

The ADS821 employs digital error correction to provide excellent Nyquist differential linearity performance for demanding imaging applications. Its low distortion, high SNR and high oversampling capability give it the extra margin needed for telecommunications and video applications.

This high performance converter is specified for AC and DC performance at a 40MHz sampling rate. The ADS821 is available in 28-lead SOIC and SSOP packages.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Bivd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132



For Immediate Assistance, Contact Your Local Salesperson

SPECIFICATIONS

At T_A = +25°C, V_S = +5V, Sampling Rate = 40MHz, with a 50% duty cycle clock having a 2ns rise/fall time, unless otherwise noted.

l	CONDITIONS	TEMP	ADS821U (SOIC)			ADS821E (SSOP)			1
PARAMETER			MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Resolution				10			*		Bits
Specified Temperature Range	TAMBIENT	l	-40		+85	*(1)		*	°C
ANALOG INPUT				[]					
Differential Full Scale Input Range			+1.25)	+3.25	*		*	ν
Common-Mode Voltage		1		+2.25			*	Į.	v
Analog Input Bandwidth (-3dB)		•		i I				l	
Small Signal	-20dBFS(2) Input	+25°C		400			*		MHz
Full Power	0dBFS Input	+25°C		65			*	(MHz
Input Impedance		[1.25 4			*	ļ	MΩ II pF
DIGITAL INPUT									
Logic Family			TTL/HC	T Compatibl	e CMOS	TTL/HC	T Compatib	ile CMOS	l
Convert Command	Start Conversion			Falling Edge			Falling Edg		l
ACCURACY(3)							1	ĺ	
Gain Error		+25°C		±0.6	±1.5		*	*	%
Guill Elloi		Full		±1.1	±2.5		*	*	% %
Gain Drift		1 411		±85	±E.3	I	*	~	ppm/°C
Power Supply Rejection of Gain	Deita +V _S = ±5%	+25°C		0.01	0.15		*	*	%FSR/%
Input Offset Error	Dalla + VS = 1376	Full		±2.1	±3.5		*	*	%
Power Supply Rejection of Offset	Delta +V _S = ±5%	+25°C		0.02	0.15		*	*	%FSR/%
· · · · · · · · · · · · · · · · · · ·	Dolla + VS = 25/0	+20 0		0.02	0.10		- "	*	701 01 0 70
CONVERSION CHARACTERISTICS						١.			
Sample Rate			10k	0.5	40M	*	l .	*	Sample/s
Data Latency				6.5			*		Convert Cyr
DYNAMIC CHARACTERISTICS	4	1				l	1		
Differential Linearity Error	$t_{H} = 13ns^{(4)}$					l			1
f = 500kHz		+25°C		±0.5	±1.0	l	*	*	LSB
		0°C to +70°C		±0.6	±1.0	ŀ	*	*	LSB
f = 12MHz		+25°C		±0.5	±1.0		*	*	LSB
		0°C to +70°C		±0.6	±1.0		*	*	LSB
No Missing Codes		0°C to +70°C		Guaranteed		i	*	1 .	
Integral Linearity Error at f = 500kHz		0°C to +70°C		±0.5	±2.0		*	*	LSB
Spurious-Free Dynamic Range (SFDR)		0700	••				1 .	ĺ	1050
f = 500kHz (-1dBFS input)		+25°C	60	70		*	*	1	dBFS
		Full	54	67		*	*		dBFS
f = 12MHz (~1dBFS input)		+25°C	58	63		*	*	1	dBFS
T - T - (110)/6)		Full	54	62		*	*	· ·	dBFS
Two-Tone Intermodulation Distortion (IMD)(5)		0500					١.	ŀ	٠
f = 4.4MHz and 4.5MHz (-7dBFS each tone)		+25°C		-61 -60			*	1	dBc dBc
Giornal de Atrine Bedin (GNB)		Fuil] -00		1	*		UBC
Signal-to-Noise Ratio (SNR)		.000		59		55	*	ł	dB
f = 500kHz (-1dBFS input)		+25°C	57						
4 40MH- / 44DEC (ap., 4)		Full +25°C	55 56	59 58		53 54	*		dB dB
f = 12MHz (-1dBFS input)		Full	56 54	58		54 52	*		dB
Cignal to (Naine - Distortion) (CINAD)		ruii	54) DB		32	*		UB UB
Signal-to-(Noise + Distortion) (SINAD)		+25°C	56	58.5	ĺ	*	*		dB
f = 500kHz (-1dBFS input)		+25°C Fuli	56 52	58.5	1	*	*	1	dB dB
f = 19MHz /- 1dBES input)		+25°C	53	57		*	*		dB
f = 12MHz (~1dBFS input)	1	+25°C Full	50 50	56		*	*	1	dB dB
Differential Gain Error	NTSC or PAL	+25°C	30	0.5		^	*		% %
Differential Phase Error	NTSC of PAL	+25°C +25°C		0.5			*	1	degrees
Effective Bits(6)		+25°C		9.3	1		*	1	Bits
Aperture Delay Time	f _{IN} = 3.58MHz	+25°C		2			*		ns
	I	+25°C		7			*		ps rms
Aperture Jitter									

NOTE: (1) An asterisk (*) indicates same specifications as the ADS821U. (2) dBFS refers to dB below Full Scale. (3) Percentage accuracies are referred to the internal A/D Full Scale Range of 4Vp-p. (4) Refer to Timing Diagram footnotes for the differential linearity performance conditions for the SOIC and SSOP packages. (5) IMD is referred to the larger of the two input signals. If referred to the peak envelope signal (=0dB), the intermodulation products will be 7dB lower. (6) Based on (SINAD - 1.76)/6.02. (7) No "rollover" of bits.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



Or, Call Customer Service at 1-800-548-6132 (USA Only)

SPECIFICATIONS (CONT)

At T_A = +25°C, V_S = +5V, Sampling Rate = 40MHz, with a 50% duty cycle clock having a 2ns rise/fall time, unless otherwise noted.

	CONDITIONS	TEMP	ADS821U (SOIC)		ADS821E (SSOP)			1	
PARAMETER			MIN	TYP	MAX	MIN	ТҮР	MAX	UNITS
OUTPUTS									
Logic Family		i	TTL/H	T Compati	nie CMOS	TTL/HC	CT Compatil	ole CMOS	
Logic Coding	Logic Selectable		SOB or BTC SOB or BTC		c				
Logic Levels	Logic "LO",	Full	0		0.4	*	1	*	٧
	C _L = 15pF max	1					l .		
	Logic "HI",	Full	+2.5		+V _S	*	ļ	*	V
	C _L = 15pF max	1			_				l
3-State Enable Time		l .	ì	20	40		*	*	ns
3-State Disable Time		Full		2	10		*	*	ns
POWER SUPPLY REQUIREMENTS									
Supply Voltage: +V _S	Operating	Full	+4.75	+5	+5.25	*	*	*	ν
Supply Current: +I _S	Operating	+25°C		76	88	1	*	*	mA
	Operating	Full		78	90		*	*	mA
Power Consumption	Operating	+25°C		380	440		*	*	mW
	Operating	Full		390	450		*	*	mW
Thermal Resistance, θ _{JA}				75			50	l	°C/W

^{*} Specifications same as ADS821U.

ABSOLUTE MAXIMUM RATINGS

+V _S	+6V
Analog Input	0V to (+V _s + 300mV)
Logic Input	0V to (+V _s + 300mV)
Logic Input Case Temperature	+100°C
Junction Temperature	+150°C
Storage Temperature	+125°C
Storage Temperature External Top Reference Voltage (REFT)	+3.4V max
External Bottom Reference Voltage (REFB)	+1.1V min

NOTE: Stresses above these ratings may permanently damage the device.

PACKAGE/ORDERING INFORMATION

PRODUCT PACKAGE		PACKAGE DRAWING NUMBER(1)	TEMPERATURE RANGE		
ADS821U	28-Lead SOIC	217	-40°C to +85°C		
ADS821E	28-Lead SSOP	324	-40°C to +85°C		

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.



For Immediate Assistance, Contact Your Local Salesperson

PIN CONFIGURATION

TOP VIEW SOIC/SSOP 28 GND GND Bit 1(MSB) 27 ĬN 26 Bit 2 3 IN Bit 3 25 GND Bit 4 24 +Vs REFT 6 23 Bit 5 Bit 6 22 СМ ADS821 Bit 7 8 21 REFB Bit 8 20 +Vs MSBI Bit 9 19 Bit 10 (LSB) 18 ÖΕ DNC 17 12 +۷s DNC 13 16 CLK GND 15 +٧٥ DNC: Do Not Connect

PIN DESCRIPTIONS

PIN	DESIGNATOR	DESCRIPTION
1	GND	Ground
2	B1	Bit 1, Most Significant Bit
3	B2	Bit 2
4	B3	Bit 3
5	B4	Bit 4
6	B5	Bit 5
7	B6	Bit 6
8	B7	Bit 7
9	B8	Bit 8
10	B9	Bit 9
11	B10	Bit 10, Least Significant Bit
12	DNC	Do not connect.
13	DNC	Do not connect.
14	GND	Ground
15	+V _s	+5V Power Supply
16	CLK	Convert Clock Input, 50% Duty Cycle
17	+V _S	+5V Power Supply
18	ÖE	HI: High Impedance State. LO or Floating: Nor-
		mal Operation. Internal pull-down resistor.
19	MSBI	Most Significant Bit Inversion, HI: MSB inverted
		for complementary output. LO or Floating: Straight
1		output. Internal pull-down resistor.
20	+V _S	+5V Power Supply
21	REFB	Bottom Reference Bypass. For external bypass-
	1	ing of internal +1.25V reference.
22	CM	Common-Mode Voltage. It is derived by (REFT +
		REFB)/2.
23	REFT	Top Reference Bypass. For external bypassing
1		of internal +3.25V reference.
24	+V _S	+5V Power Supply
25	GND	Ground
26	l in	Input
27	ĪN	Complementary Input
28	GND	Ground

TIMING DIAGRAM

