

450 MHz/600MHz, MCU with ARM Cortex®-R4F and -M3\*1, on-chip FPU, 747/996 DMIPS, up to 1 Mbyte of on-chip extended SRAM, Ethernet MAC, EtherCAT\*1, USB 2.0 high-speed, CAN, various communications interfaces such as an SPI multi-I/O bus controller, ΔΣ interface, safety functions, encoder interfaces\*1, and security functions\*1

## Features

### ■ On-chip 32-bit ARM Cortex-R4F processor

- High-speed realtime control with maximum operating frequency of 450/600 MHz  
Capable of 747/996 DMIPS (in operation at 450/600 MHz)
- On-chip 32-bit ARM Cortex-R4F (revision r1p4)
- Tightly coupled memory (TCM) with ECC: 512 Kbytes/32 Kbytes
- Instruction cache/data cache with ECC: 8 Kbytes per cache
- High-speed interrupt
- The FPU supports addition, subtraction, multiplication, division, multiply-and-accumulate, and square-root operations at single-precision and double-precision.
- Harvard architecture with 8-stage pipeline
- Supports the memory protection unit (MPU)
- ARM CoreSight architecture, includes support for debugging through JTAG and SWD interfaces

### ■ On-chip 32-bit ARM Cortex-M3 processor (in products incorporating an R-IN engine)

- 150-MHz operating frequency
- On-chip 32-bit ARM Cortex-M3 (revision r2p1)
- RISC Harvard architecture with 3-stage pipeline
- Supports the memory protection unit (MPU)

### ■ Low power consumption

- Standby mode, sleep mode, and module stop function

### ■ On-chip extended SRAM

- Up to 1 Mbyte of the on-chip extended SRAM with ECC
- 150 MHz

### ■ Data transfer

- DMAC: 16 channels × 2 units
- DMAC for the Ethernet controller: 1 channel

### ■ Event link controller

- Module operations can be started by event signals rather than by interrupt handlers.
- Linked operation of modules is available even while the CPU is in the sleep state.

### ■ Reset and power supply voltage control

- Four reset sources including a pin reset
- Dual power-voltage configuration: 3.3 V (I/O unit), 1.2 V (internal)

### ■ Clock functions

- External clock/oscillator input frequency: 25 MHz
- CPU clock frequency: Up to 450/600 MHz
- Low-speed on-chip oscillator (LOCO): 240 kHz

### ■ Independent watchdog timer

- Operated by a clock signal obtained by frequency-dividing the clock signal from the low-speed on-chip oscillator: Up to 120 kHz

### ■ Safety functions


- Register write protection, input clock oscillation stop detection, CRC, IWDTa, and A/D self-diagnosis
- An error control module is incorporated to generate a pin signal output, interrupt, or internal reset in response to errors originating in the various modules.

### ■ Security functions (optional)\*2

- Boot mode with security through encryption

### ■ Encoder interfaces (optional)\*3

- EnDat 2.2 and BiSS-compliant interfaces



### ■ Various communications interfaces

- Ethernet
  - EtherCAT slave controller: 2 ports (for products incorporating an R-IN engine)
  - Ether-MAC: 1 port (without the switching function)
  - or
  - Ether-MAC: 1 port (2 ports with the switching function)
- USB 2.0 high-speed host/function : 1 channel
- CAN (compliant with ISO11898-1): 2 channels (max.)
- SCIFA with 16-byte transmission and reception FIFOs: 5 channels
- I2C bus interface: 2 channels for transfer at up to 400 kbps
- RSPIA: 4 channels
- SPIBSC: Provides a single interface for multi-I/O compatible serial flash memory

### ■ External address space

- Buses for high-speed data transfer at 75 MHz (max.)
- Support for up to 6 CS areas
- 8-, 16-, or 32-bit bus space is selectable per area

### ■ Up to 33 extended-function timers

- 16-bit TPUa (12 channels), MTU3a (9 channels), GPTa (4 channels): Input capture, output compare, PWM waveform output
- 16-bit CMT (6 channels), 32-bit CMTW (2 channels)

### ■ Serial sound interface (1 channel)

#### ■ ΔΣ interface

- Up to 4 ΔΣ modulators are connectable externally.

#### ■ 12-bit A/D converters

- 12 bits × 2 units (max.)
  - (8 channels for unit 0; 16 channels for unit 1)
- Self diagnosis
- Detection of analog input disconnection

#### ■ Temperature sensor for measuring temperature within the chip

#### ■ General-purpose I/O ports

- 5-V tolerance, open drain, input pull-up

#### ■ Multi-function pin controller

- The locations of input/output functions for peripheral modules are selectable from among multiple pins.

#### ■ Operating temperature range

- $T_j = -40^\circ\text{C}$  to  $+125^\circ\text{C}$

Note 1. Optional

Note 2. Details of these optional functions will only be given after completion of a binding non-disclosure agreement. For details, contact our sales representative.

Note 3. For details, contact our sales representative.

## 1. Overview

### 1.1 Outline of Specifications

This LSI circuit is a high-performance MCU equipped with the ARM Cortex®-R4F processor and Cortex-M3 (for products incorporating an R-IN engine) processors, and incorporating integrated peripheral functions necessary for system configuration. Table 1.1 lists the specifications in outline, and Table 1.2 gives a comparison of the functions of products in different packages.

Table 1.1 shows the outline of maximum specifications, and the number of peripheral module channels differs depending on the pin number on the package. For details, see Table 1.2, Comparison of Functions for Different Packages.

**Table 1.1 Outline of Specifications (1 / 7)**

Classification	Module/Function	Description
CPU	Central processing unit (Cortex-R4F)	<ul style="list-style-type: none"> <li>• Maximum operating frequency 320-pin FBGA: 600 MHz 176-pin HLQFP: 450 MHz</li> <li>• 32-bit CPU Cortex-R4F designed by ARM (core revision r1p4)</li> <li>• Address space: 4 Gbytes</li> <li>• Instruction cache: 8 Kbytes (with ECC with)</li> <li>• Data cache: 8 Kbytes (with ECC with)</li> <li>• Tightly coupled memory (TCM) ATCM: 512 Kbytes (with ECC with) BTM: 32 Kbytes (with ECC with)</li> <li>• Instruction set: ARMv7-R architecture, so support includes Thumb and Thumb-2</li> <li>• Data arrangement Instructions: Little endian Data: Little endian</li> <li>• Memory protection unit (MPU)</li> </ul>
	Central processing unit (Cortex-M3) (for products incorporating an R-IN engine)	<ul style="list-style-type: none"> <li>• Operating frequency: 150 MHz</li> <li>• 32-bit CPU Cortex-M3 designed by ARM (core revision r2p1)</li> <li>• Address space: 4 Gbytes</li> <li>• Instruction set: ARMv7-R architecture, so support includes Thumb® and Thumb-2</li> <li>• Data arrangement Instructions: Little endian Data: Little endian</li> <li>• Memory protection unit (MPU)</li> </ul>
	FPU (Cortex-R4F)	<ul style="list-style-type: none"> <li>• Supports addition, subtraction, multiplication, division, multiply-and-accumulate, and square-root operations at single- and double-precision.</li> <li>• Registers 32-bit single-word registers: 32 bits ×32 (can be used as 16 double-word registers: 64 bits × 16)</li> </ul>
Memory	On-chip extended SRAM with ECC	<ul style="list-style-type: none"> <li>• Capacity: Up to 1 Mbyte</li> <li>• 150 MHz</li> <li>• SEC-DED (single error correction/double error detection)</li> </ul>
Operating modes		<ul style="list-style-type: none"> <li>• Three boot modes SPI boot mode (for booting up from serial flash memory) 16-bit bus boot mode (NOR Flash) 32-bit bus boot mode (NOR Flash)</li> </ul>
Clock	Clock generation circuit	<ul style="list-style-type: none"> <li>• The input clock can be selected from an external clock signal or external resonator.</li> <li>• Detection of input clock oscillation stopping</li> <li>• The following clocks are generated. CPU clock: 450/600 MHz (max.) System clock: 150 MHz (fixed) High-speed peripheral module clock: 150 MHz (fixed) Low-speed peripheral module clock: 75 MHz (fixed) ADCCLK in the 12-bit A/D converter (S12ADC): 60 MHz (max.) External bus clock: 75 MHz (max.) Low-speed on-chip oscillator: 240 kHz (fixed)</li> </ul>
Reset		RES # pin reset, error control module (ECM) reset, software reset

**Table 1.1 Outline of Specifications (2 / 7)**

Classification	Module/Function	Description
Low power	Low power consumption	<ul style="list-style-type: none"> <li>Standby mode (Cortex-R4F)</li> <li>Sleep mode (Cortex-M3) (for products incorporating an R-IN engine)</li> <li>Module stop function</li> </ul>
Interrupt	Cortex-R4F vector interrupt controller (VIC)	<ul style="list-style-type: none"> <li>Peripheral function interrupts: 272 sources / 274 sources (for products incorporating an R-IN engine)</li> <li>External interrupts: 20 sources (NMI, IRQ0 to IRQ15, ETH0_INT, ETH1_INT, and ETH2_INT pins)</li> <li>Software interrupts: 1 source</li> <li>Non-maskable interrupts: 2 sources</li> <li>Sixteen levels specifiable for the order of priority</li> </ul>
	Cortex-M3 nested-type vector interrupt controller (NVIC) (only included in products incorporating an R-IN engine)	<ul style="list-style-type: none"> <li>Peripheral function interrupts: 82 sources</li> <li>External interrupts: 19 sources (IRQ0 to IRQ15, ETH0_INT, ETH1_INT, and ETH2_INT pins)</li> <li>Software interrupts: 1 source</li> <li>Non-maskable interrupts: 1 source</li> <li>Sixteen levels specifiable for the order of priority</li> </ul>
External bus extension	Bus state controller (BSC)	<ul style="list-style-type: none"> <li>The external address space is divided into six areas (CS0 to CS5) for management.</li> <li>The following features settable for each area independently. Bus size (8, 16, or 32 bits): Available sizes depend on the area. Number of access wait cycles (different wait cycles can be specified for read and write access cycles in some areas) Idle wait cycle insertion (between same area access cycles or different area access cycles) Specifying the memory to be connected to each area enables direct connection to SRAM, SRAM with byte selection, SDRAM, and burst ROM (clocked synchronous or asynchronous). The address/data multiplexed I/O (MPX) interface is also available.</li> <li>Outputs a chip select signal (CS0# to CS5#) according to the target area (CS assert or negate timing can be selected by software)</li> <li>SDRAM refresh Auto refresh or self-refresh mode selectable</li> <li>SDRAM burst access</li> </ul>
Data transfer	Direct memory access controller (DMAC)	<ul style="list-style-type: none"> <li>2 units (16 channels for unit 0, 16 channels for unit 1)</li> <li>Transfer modes: Single transfer mode and block transfer mode</li> <li>Transfer size Unit 0: 1/2/4/16/32/64 bytes Unit 1: 1/2/4/16 bytes</li> <li>Activation sources: Software trigger, external DMA requests (DREQ0 to DREQ2), external interrupts, and interrupt requests from peripheral functions</li> </ul>
I/O ports	General-purpose I/O ports	<ul style="list-style-type: none"> <li>320-pin FBGA I/O pins: 209 Input pins: 9 Pull-up/pull-down resistors: 209 Open-drain outputs: 9 5-V tolerance: 9</li> <li>176-pin HLQFP I/O pins: 97 Input pins: 5 Pull-up/pull-down resistors: 97 Open-drain outputs: 5 5-V tolerance: 5</li> </ul>
Event link controller (ELC)		<ul style="list-style-type: none"> <li>87 event signals can be interlinked with the operation of modules.</li> <li>In particular, the operation of timer modules can be started by input event signals.</li> <li>Event-linked operation of signals of ports B and E is to be possible.</li> </ul>
Multi-function pin controller (MPC)		The locations of input/output functions are selectable from among multiple pins.

**Table 1.1 Outline of Specifications (3 / 7)**

Classification	Module/Function	Description
Timers	16-bit timer pulse unit (TPUa)	<ul style="list-style-type: none"> <li>• (16 bits × 6 channels) × 2 units*1</li> <li>• Maximum of 32 pulse-input/output possible</li> <li>• Select from among seven or eight counter-input clock signals for each channel (with maximum operating frequency of 75 MHz)</li> <li>• Input capture/output compare function</li> <li>• Counter clear operation (synchronous clearing by compare match/input capture)</li> <li>• Simultaneous writing to multiple timer counters (TCNT)</li> <li>• Simultaneous register input/output by synchronous counter operation</li> <li>• Output of PWM waveforms in up to 15 phases in PWM mode</li> <li>• Support for buffered operation, phase-counting mode (two phase encoder input) and cascade-connected operation (32 bits × 2 channels) depending on the channel.</li> <li>• PPG output trigger can be generated</li> <li>• Capable of generating conversion start triggers for the A/D converters</li> <li>• Digital noise filtering of signals from the input capture pins</li> <li>• Event linking by the ELC</li> </ul>
	Multifunction timer pulse unit (MTU3a)	<ul style="list-style-type: none"> <li>• 9 channels (16 bits × 8 channels, 32 bits × 1 channel)</li> <li>• Maximum of 28 pulse-input/output and 3 pulse-input possible</li> <li>• Select from among 9, 11, or 12 counter-input clock signals for each channel (with maximum operating frequency of 150 MHz)</li> <li>• Input capture function</li> <li>• 39 output compare/input capture registers</li> <li>• Counter clear operation (synchronous clearing by compare match/input capture)</li> <li>• Simultaneous writing to multiple timer counters (TCNT)</li> <li>• Simultaneous register input/output by synchronous counter operation</li> <li>• Buffered operation</li> <li>• Support for cascade-connected operation</li> <li>• Automatic transfer of register data</li> <li>• Pulse output mode <ul style="list-style-type: none"> <li>Toggle/PWM/complementary PWM/reset-synchronized PWM</li> <li>Complementary PWM output mode <ul style="list-style-type: none"> <li>Outputs non-overlapping waveforms for controlling 3-phase inverters</li> <li>Automatic specification of dead times</li> <li>PWM duty cycle: Selectable as any value from 0% to 100%</li> <li>Delay can be applied to requests for A/D conversion.</li> <li>Non-generation of interrupt requests at peak or trough values of counters can be selected.</li> <li>Double buffer configuration</li> </ul> </li> </ul> </li> <li>• Reset synchronous PWM mode <ul style="list-style-type: none"> <li>Three phases of positive and negative PWM waveforms can be output with desired duty cycles.</li> </ul> </li> <li>• Phase-counting mode: 16-bit mode (channels 1 and 2); 32-bit mode (channels 1 and 2)</li> <li>• Counter functionality for dead-time compensation</li> <li>• Generation of triggers for A/D converter conversion</li> <li>• A/D converter start triggers can be skipped</li> <li>• Digital noise filter function for signals on the input capture and external counter clock pins</li> <li>• PPG output trigger can be generated</li> <li>• Event linking by the ELC</li> </ul>

**Table 1.1 Outline of Specifications (4 / 7)**

Classification	Module/Function	Description
Timers	General PWM timer (GPTa)	<ul style="list-style-type: none"> <li>• 16 bits × 4 channels</li> <li>• Counting up or down (saw-wave), counting up and down (triangle-wave) selectable for all channels</li> <li>• Select from among four counter-input clock signals for each channel (with maximum operating frequency of 150 MHz)</li> <li>• 2 input/output pins per channel</li> <li>• 2 output compare/input capture registers per channel</li> <li>• For the 2 output compare/input capture registers of each channel, 4 registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use.</li> <li>• In output compare operation, buffer switching can be at peaks or troughs, enabling the generation of laterally asymmetrically PWM waveforms.</li> <li>• Registers for setting up frame intervals on each channel (with capability for generating interrupts on overflow or underflow)</li> <li>• Synchronizable operation of the several counters</li> <li>• Modes of synchronized operation (synchronized, or displaced by desired times for phase shifting)</li> <li>• Generation of dead times in PWM operation</li> <li>• Through combination of three counters, generation of automatic three-phase PWM waveforms incorporating dead times</li> <li>• Starting, clearing, and stopping counters in response to external or internal triggers</li> <li>• Internal trigger sources: software, and compare-match</li> <li>• Generation of triggers for A/D converter conversion</li> <li>• Digital noise filter function for signals on the input capture and external trigger pins</li> <li>• Event linking by the ELC</li> </ul>
	Programmable pulse generator (PPG)	<ul style="list-style-type: none"> <li>• (4 bits × 4 groups) × 2 units*1</li> <li>• Pulse output with the MTU3a or TPUa output as a trigger</li> <li>• Maximum of 32 pulse-output possible</li> </ul>
	Compare match timer (CMT)	<ul style="list-style-type: none"> <li>• (16 bits × 2 channels) × 3 units</li> <li>• Select from among four counter-input clock signals for each channel (with maximum operating frequency of 75 MHz)</li> <li>• Event linking by the ELC</li> </ul>
	Compare match timer W (CMTW)	<ul style="list-style-type: none"> <li>• (32 bits × 1 channel) × 2 units</li> <li>• Compare-match, input-capture input, and output-comparison output are available.</li> <li>• Select from among four counter-input clock signals for each channel (with maximum operating frequency of 75 MHz)</li> <li>• Interrupt requests can be output in response to compare-match, input-capture, and output-comparison events.</li> <li>• Digital noise filter function for signals on the input capture pins</li> <li>• Event linking by the ELC</li> </ul>
	Watchdog timer (WDTa)	<ul style="list-style-type: none"> <li>• 14 bits × 1 channel</li> <li>• Products incorporating an R-IN engine: 14 bits × 2 channels</li> <li>• Select from among six counter-input clock signals for each channel (with maximum operating frequency of 75 MHz)</li> </ul>
	Independent watchdog timer (IWDTa)	<ul style="list-style-type: none"> <li>• 14 bits × 1 channel</li> <li>• Counter-input clock: Low-speed on-chip oscillator (LOCO)/2</li> <li>• Dedicated clock/1, dedicated clock/16, dedicated clock/32, dedicated clock/64, dedicated clock/128, dedicated clock/256 (with maximum operating frequency of 120 MHz)</li> </ul>
	Port output enable 3 (POE3)	<ul style="list-style-type: none"> <li>• Control of the high-impedance state of the MTU3a / GPTa's waveform output pins</li> <li>• 4 pins for input from signal sources: POE0, POE4, POE8, POE10</li> <li>• Initiation on detection of short-circuited outputs (detection of simultaneous PWM output to the active level)</li> <li>• Initiation by input clock oscillation-stoppage detection, PLL oscillation anomaly detection, or software</li> <li>• Additional programming of output control target pins is enabled</li> </ul>

**Table 1.1 Outline of Specifications (5 / 7)**

Classification	Module/Function	Description
Communication function	Ethernet MAC (ETHERC)	<ul style="list-style-type: none"> <li>• 1 Port</li> <li>• IEEE802.3 is supported</li> <li>• 10BASE and 100BASE are supported</li> <li>• Full duplex and half duplex are supported</li> <li>• Automatic pause packet transmission function</li> <li>• Auto broadcast suspension function by the pause packet reception</li> <li>• MII/RMII interface is supported</li> </ul>
	Ethernet switch	<ul style="list-style-type: none"> <li>• 2-port PHY interfaces</li> <li>• IEEE802.3</li> <li>• 10BASE, 100BASE</li> <li>• Full and half duplex</li> <li>• Hardware switching, lookup, and filtering</li> <li>• QoS with frame prioritization</li> <li>• Priority control based on VLAN Priority (IEEE802.1q), which enables priority reassignment</li> <li>• Classification and priority assignment based on IPv4 DiffServ Code Point Field, IPv6 Class of Service</li> <li>• Queue with four priority levels</li> <li>• Multicasting and broadcasting</li> <li>• VLAN frame</li> <li>• IEEE1588 timer module</li> <li>• Cut-through and hub features</li> <li>• Device level ring (DLR)</li> </ul>
	EtherCAT Slave Controller (ECATC) *2	<ul style="list-style-type: none"> <li>• 1 channel (2 ports) *3</li> <li>• EtherCAT Slave Controller IP core (made by Beckhoff Automation GmbH) implemented</li> </ul>
	USB 2.0 HS host/ function module	<ul style="list-style-type: none"> <li>• 1 port</li> <li>• Compliance with the USB 2.0 specification</li> <li>• Transfer rate High speed (480 Mbps), full speed (12 Mbps)</li> <li>• Communications buffer Incorporates 1 Kbyte of RAM for host mode Incorporates 8 Kbytes of RAM for function mode</li> </ul>
	Serial communication interface with FIFO (SCIFA)	<ul style="list-style-type: none"> <li>• 5 channels</li> <li>• Serial communications modes: Asynchronous, clock synchronous</li> <li>• On-chip baud rate generator allows selection of the desired bit rate</li> <li>• Choice of LSB-first or MSB-first transfer</li> <li>• Both the transmission and reception sections are equipped with 16-byte FIFO buffers, allowing continuous transmission and reception.</li> <li>• Bit rate modulation</li> </ul>
	I <sup>2</sup> C bus interface (RIICa)	<ul style="list-style-type: none"> <li>• 2 channels</li> <li>I<sup>2</sup>C bus format</li> <li>Supports the multi-master</li> <li>Max. transfer rate: 400 kbps</li> <li>• Event linking by the ELC</li> </ul>
	CAN module (RSCAN)	<ul style="list-style-type: none"> <li>• 2 channels</li> <li>• Compliance with the ISO11898-1 specification (standard frame and extended frame)</li> <li>• Message buffers Max. 64 x 2 channels of receive message buffers, which are used by all channels 16 transmit message buffers per channel</li> <li>• Max. transfer rate: 1 Mbps</li> </ul>

**Table 1.1 Outline of Specifications (6 / 7)**

Classification	Module/Function	Description
Communication function	Serial peripheral interface (RSPiA)	<ul style="list-style-type: none"> <li>• 4 channels</li> <li>• RSPi transfer facility</li> </ul> <p>Using the MOSI (master out slave in), MISO (master in slave out), SSL (slave select), and RSPCK (RSPi clock) signals enables serial transfer through SPI operation (four lines) or clock-synchronous operation (three lines)</p> <p>Capable of handling serial transfer as a master or slave</p> <ul style="list-style-type: none"> <li>• Data formats</li> </ul> <p>Switching between MSB first and LSB first</p> <p>The number of bits in each transfer can be changed to any number of bits from 8 to 16, or to 20, 24, or 32 bits.</p> <p>128-bit buffers for transmission and reception</p> <p>Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits)</p> <ul style="list-style-type: none"> <li>• Buffered structure</li> </ul> <p>Double buffers for both transmission and reception</p> <ul style="list-style-type: none"> <li>• RSPCK can be stopped automatically with the receive buffer full for master reception</li> <li>• Event linking by the ELC</li> </ul>
SPI multi I/O bus controller (SPIBSC)		<ul style="list-style-type: none"> <li>• 1 channel</li> <li>• One serial flash memory with multiple I/O bus sizes (single/dual/quad) can be connected.</li> <li>• External address space read mode (built-in read cache)</li> <li>• SPI operating mode</li> <li>• Clock polarity and clock phase can be selected.</li> <li>• Maximum transfer rate: 300 Mbps (for quad)</li> </ul>
Serial sound interface (SSI)		<ul style="list-style-type: none"> <li>• 1 channel</li> <li>• Duplex communication</li> <li>• Support of various serial audio formats</li> <li>• Support of master and slave functions</li> <li>• Generation of programmable word clock and bit clock</li> <li>• Support of 8, 16, 18, 20, 22, 24, and 32-bit data formats</li> <li>• Support of eight-stage FIFO for transmission and reception</li> <li>• Support of WS continue mode in which the SSIWS signal is not stopped.</li> </ul>
ΔΣ interface (DSMIF)		<ul style="list-style-type: none"> <li>• 4 channels</li> <li>• Up to 4 ΔΣ modulators are externally connectable</li> <li>• Sync filter can be selected as first, second or third order</li> </ul>
12-bit A/D converter (S12ADC)		<ul style="list-style-type: none"> <li>• 12 bits × 2 units (unit 0: 8 channels, unit 1: 16 channels)*1</li> <li>• 12-bit resolution</li> <li>• Conversion time <ul style="list-style-type: none"> <li>Unit 0: 0.6 s per channel</li> <li>Unit 1: 2.0 s per channel</li> </ul> </li> <li>• Operating mode <ul style="list-style-type: none"> <li>Scan mode (single scan mode, continuous scan mode, or group scan mode)</li> <li>Group A priority control (only for group scan mode)</li> </ul> </li> <li>• Sample-and-hold function <ul style="list-style-type: none"> <li>Common sample-and-hold circuit included</li> <li>In addition, channel-dedicated sample-and-hold function (4 channels: in unit 0 only) included</li> </ul> </li> <li>• Sampling variable <ul style="list-style-type: none"> <li>Sampling time can be set up for each channel</li> </ul> </li> <li>• Self-diagnostic function <ul style="list-style-type: none"> <li>The self-diagnostic function internally generates three analog input voltages (unit 0: VREFL0, VREFH0 × 1/2, VREFH0; unit 1: VREFL1, VREFH1 × 1/2, VREFH1)</li> </ul> </li> <li>• Double trigger mode (A/D conversion data duplicated)</li> <li>• Detection of analog input disconnection</li> <li>• Three ways to start A/D conversion <ul style="list-style-type: none"> <li>Software trigger, timer (MTU3a, GPTa, TPUa) trigger, external trigger</li> </ul> </li> <li>• Event linking by the ELC</li> </ul>
Temperature sensor		<ul style="list-style-type: none"> <li>• 1 channel</li> <li>• Relative precision: ±1°C</li> <li>• The voltage of the temperature is converted into a digital value by the 12-bit A/D converter (unit 0).</li> </ul>

**Table 1.1 Outline of Specifications (7 / 7)**

Classification	Module/Function	Description
Safety	Register write protection function	Protects important registers from being overwritten for in case a program runs out of control.
	CRC calculator (CRC)	<ul style="list-style-type: none"> <li>• CRC code generation for arbitrary amounts of data in 8-, 16-, or 32-bit units</li> <li>• Select any of four generating polynomials:  <math>X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1</math> (32-Ethernet),  <math>X^{16} + X^{12} + X^5 + 1</math> (16-CCITT),  <math>X^8 + X^4 + X^3 + X^2 + 1</math> (8-SAEJ1850),  <math>X^8 + X^5 + X^3 + X^2 + X + 1</math> (8-0x2F)           </li> </ul>
	Input clock oscillation stop function	Input clock oscillation stop detection: Available
	Clock monitor circuit (CLMA)	Monitors the abnormal output clock frequency from the PLL circuit or low-speed on-chip oscillator.
	Data operation circuit (DOC)	The function to compare, add, or subtract 16-bit data
	Error control module (ECM)	<ul style="list-style-type: none"> <li>• Generates an interrupt, internal reset, or error output for the error signal input from each module.</li> <li>• Time-out function</li> <li>• The error output is duplicated in the master and the checker.</li> </ul>
Security	Secure boot mode*4	As an option, a boot mode with encryption as a security function is available.
Encoder interfaces*5		EnDat 2.2 and BiSS-compliant interfaces
Power supply voltage		VDD = PLLVDD0 = PLLVDD1 = DVDD_USB = 1.14 to 1.26 V VCCQ33 = AVCC0 = AVCC1 = VREFH0 = VREFH1 = VDD33_USB = 3.0 to 3.6 V
Operating temperature		T <sub>j</sub> = -40 to +125°C
Package		320-pin FBGA: 17 × 17 mm, 0.8-mm pitch PRBG0320GA-A 176-pin HLQFP: 20 × 20 mm, 0.4-mm pitch PLQP0176LD-A
Debugging interface		<ul style="list-style-type: none"> <li>• CoreSight architecture designed by ARM</li> <li>• Debugging function by the JTAG/SWD interface, and trace function by the trace port/ SWV interface</li> </ul>

Note 1. One unit for 176-pin devices (only unit 0 is provided)

Note 2. EtherCAT is a registered trademark of Beckhoff Automation GmbH, Germany. This controller is only included in products incorporating an R-IN engine.

Note 3. Not included in 176-pin devices.

Note 4. See Figure 1.3, List of Products, for the products that have the secure boot mode. Details of these optional functions will only be given after completion of a binding non-disclosure agreement. For details, contact our sales representative.

Note 5. For details, contact our sales representative.

**Table 1.2 Comparison of Functions for Different Packages**

Module/Function		RZ/T1 Group		
		320 Pins		176 Pins
		R-IN Engine Incorporated	R-IN Engine Not-Incorporated	
External bus	External bus width	32 bits		
Interrupt	External interrupt	NMI, IRQ0 to IRQ15, ETH0_INT, ETH1_INT, ETH2_INT		NMI, IRQ0 to IRQ15, ETH0_INT, ETH1_INT
DMA	DMA controller (DMAC)	ch0 to ch31		
Timers	16-bit timer pulse unit (TPUa)	ch0 to ch11 (Unit 0, Unit 1)		ch0 to ch5 (Unit 0)
	Multi-function timer pulse unit 3 (MTU3a)	ch0 to ch8		
	General-purpose PWM timer (GPTa)	ch0 to ch3		
	Port output enable 3 (POE3)	Available		
	Programmable pulse generator (PPG)	Unit 0, Unit 1		Unit 0
	Compare match timer (CMT)	ch0 to ch5		
	Compare match timer W (CMTW)	ch0, ch1		
	Watchdog timer (WDTa)	ch0, 1	ch0	
	Independent watchdog timer (IWDTa)	Available		
Communication function	Ethernet controller (ETHERC)	3 ports		2 port
	EtherCAT slave controller (ECATC)	Available	Not supported	Not supported
	USB 2.0 HS host/function module (USB)	ch0		
	Serial communications interface with FIFO (SCIFA)	ch0 to ch4		
	I <sup>2</sup> C bus interface (RIICa)	ch0, ch1		
	Serial peripheral interface (RSPIa)	ch0 to ch3		
	CAN module (RSCAN)	ch0, 1		
	SPI multi I/O bus controller (SPIBSC)	ch0		
	Serial sound interface (SSI)	ch0		
$\Delta\Sigma$ interface (DSMIF)		ch0 to ch3		
12-bit A/D converter (S12ADC)		AN000 to AN007 (unit 0)	AN000 to AN007 (unit 0)	AN000 to AN007 (unit 0)
Temperature sensor		Available		
CRC calculator (CRC)		Available		
Data operation circuit (DOC)		Available		
Clock monitor circuit (CLMA)		Available		
Secure boot mode*1		Optional		
Event link controller (ELC)		Available		
Encoder interfaces*2		Optional		

Note 1. See Table 1.3, List of Products for the products that have the secure boot mode. Details of these optional functions will only be given after completion of a binding non-disclosure agreement. For details, contact our sales representative.

Note 2. For details, contact our sales representative.

## 1.2 List of Products

Table 1.3 is a list of products.

**Table 1.3 List of Products (1 / 2)**

Part No.	Package	CPU	On-Chip Extended SRAM Capacity	EtherCAT	Operating Frequency (max.)	Security Function *1	Optional Function
R7S910001CFP	176 pins (PLQP0176LD-A)	Cortex-R4F	Not supported	Not supported	450MHz	Not supported	—
R7S910101CFP	176 pins (PLQP0176LD-A)	Cortex-R4F	Not supported	Not supported	450MHz	Available	—
R7S910002CBG	320 pins (PRBG0320GA-A)	Cortex-R4F	Not supported	Not supported	450MHz	Not supported	—
R7S910102CBG	320 pins (PRBG0320GA-A)	Cortex-R4F	Not supported	Not supported	450MHz	Available	—
R7S910006CBG	320 pins (PRBG0320GA-A)	Cortex-R4F	1 Mbyte	Not supported	450MHz	Not supported	—
R7S910106CBG	320 pins (PRBG0320GA-A)	Cortex-R4F	1 Mbyte	Not supported	450MHz	Available	—
R7S910007CBG	320 pins (PRBG0320GA-A)	Cortex-R4F	1 Mbyte	Not supported	600MHz	Not supported	—
R7S910107CBG	320 pins (PRBG0320GA-A)	Cortex-R4F	1 Mbyte	Not supported	600MHz	Available	—
R7S910011CBG	320 pins (PRBG0320GA-A)	Cortex-R4F	Not supported	Not supported	450MHz	Not supported	Encoder I/F
R7S910111CBG	320 pins (PRBG0320GA-A)	Cortex-R4F	Not supported	Not supported	450MHz	Available	Encoder I/F
R7S910013CBG	320 pins (PRBG0320GA-A)	Cortex-R4F	1 Mbyte	Not supported	600MHz	Not supported	Encoder I/F
R7S910113CBG	320 pins (PRBG0320GA-A)	Cortex-R4F	1 Mbyte	Not supported	600MHz	Available	Encoder I/F
R7S910015CBG	320 pins (PRBG0320GA-A)	Cortex-R4F	(1 MB for R-IN Engine)	Not supported	450MHz	Not supported	R-IN Engine (CM3 : 150MHz)
R7S910115CBG	320 pins (PRBG0320GA-A)	Cortex-R4F	(1 MB for R-IN Engine)	Not supported	450MHz	Available	R-IN Engine (CM3 : 150MHz)
R7S910016CBG	320 pins (PRBG0320GA-A)	Cortex-R4F	(1 MB for R-IN Engine)	Not supported	450MHz	Not supported	R-IN Engine (CM3 : 150MHz)
R7S910116CBG	320 pins (PRBG0320GA-A)	Cortex-R4F	(1 MB for R-IN Engine)	Not supported	450MHz	Available	R-IN Engine (CM3 : 150MHz)

**Table 1.3 List of Products (2 / 2)**


Part No.	Package	CPU	On-Chip Extended SRAM Capacity	EtherCAT	Operating Frequency (max.)	Security Function *1	Optional Function
R7S910017CBG	320 pins (PRBG0320GA-A)	Cortex-R4F	(1 MB for R-IN Engine)	Not supported	600MHz	Not supported	R-IN Engine (CM3 : 150MHz)
R7S910117CBG	320 pins (PRBG0320GA-A)	Cortex-R4F	(1 MB for R-IN Engine)	Not supported	600MHz	Available	R-IN Engine (CM3 : 150MHz)
R7S910018CBG	320 pins (PRBG0320GA-A)	Cortex-R4F	(1 MB for R-IN Engine)	Not supported	600MHz	Not supported	Encoder I/F R-IN Engine (CM3 : 150MHz)
R7S910118CBG	320 pins (PRBG0320GA-A)	Cortex-R4F	(1 MB for R-IN Engine)	Not supported	600MHz	Available	Encoder I/F R-IN Engine (CM3 : 150MHz)

Note: For the Encoder I/F and R-IN Engine, see the relevant documents of each product.

Note 1. Details of these optional functions will only be given after completion of a binding non-disclosure agreement. For details, contact our sales representative.

## 1.3 Block Diagram

Figure 1.1 shows a block diagram of a 320-pin device.



ETHERC:	Ethernet controller	POE3:	Port output enable 3
ECATC:	EtherCAT slave controller	GPTa:	General-purpose PWM timer
DMAC:	DMA controller	PPG:	Programmable pulse generator
BSC:	Bus state controller	CMT:	Compare match timer
SPIBSC:	SPI multi I/O bus controller	CMTW:	Compare match timer W
WDTA:	Watchdog timer	RIICa:	I <sup>2</sup> C bus interface
IWDTa:	Independent watchdog timer	RSCAN:	CAN module
SCIFA:	Serial communication interface with FIFO	SSI:	Serial sound interface
RSPIa:	Serial peripheral interface	DSMIF:	ΔΣ interface
USB:	USB 2.0 HS host/function module	CRC:	CRC (cyclic redundancy check) calculator
VIC:	Vector interrupt controller	CLMA:	Clock monitor circuit
NVIC:	Nested-type vector interrupt controller	DOC:	Data operation circuit
MPU:	Memory protection unit	ECM:	Error control module
ELC:	Event link controller	Note 1. Only included in products incorporating an R-IN engine	
TPUa:	16-bit timer pulse unit		
MTU3a:	Multi-function timer pulse unit 3		

Figure 1.1 Block Diagram

## 1.4 Pin Functions

Table 1.4 lists the pin functions.

**Table 1.4 Pin Functions (1 / 7)**

Classifications	Pin Name	I/O	Description
Power supply	VDD	Input	Power supply pin. Connect this pin to the system power supply.
	VSS	Input	Ground pin. Connect this pin to the system power supply (0 V).
	VCCQ33	Input	Power supply pin for I/O pins
	PLLVDD0, PLLVDD1	Input	Power supply pins for the on-chip PLL oscillator
	PLLVSS0, PLLVSS1	Input	Ground pins for the on-chip PLL oscillator. Connect these pins to the system power supply (0 V).
Clock	XTAL	Output	Connected to a crystal resonator. An external clock signal may also be input to the EXTAL pin.
	EXTAL	Input	
	CKIO	Output	Outputs the external bus clock for external devices.
	AUDIO_CLK	Input	Inputs the external clock for audio.
	CLKOUT25M0, CLKOUT25M1, CLKOUT25M2	Output	Output the external clock for Ethernet PHY.
Operating mode control	MD0 to MD2	Input	Input the operating mode select signal.
System control	RES#	Input	Reset signal input pin. This LSI enters the reset state when this signal goes low.
	BSCANP	Input	Inputs the boundary scan enable signal. Boundary scan is enabled when this pin goes high. When not used, it should be driven low.
	OSCTH	Input	Inputs the clock input mode select signal. When an external clock is input, this pin should be driven high. When a crystal resonator is connected, it should be driven low.
	ERROROUT#	Output	Outputs the error signal from the error control module (ECM).
	RSTOUT#	Output	Outputs the reset signal externally.
Debugging interface	TRST#	Input	On-chip emulator or boundary scan pins
	TMS	I/O	
	TDI	Input	
	TDO	Output	
	TCK	Input	
	TRACECLK	Output	Outputs the clock for synchronization with the trace data.
	TRACECTL	Output	Outputs the enable signal for trace control.
	TRACEDATA0 to 7	Output	Output the trace data.

**Table 1.4 Pin Functions (2 / 7)**

Classifications	Pin Name	I/O	Description
Bus state controller (BSC)	A0 to A25	Output	Output the address.
	D0 to D31	I/O	Input and output the data.
	CS0# to CS5#	Output	Output the chip select signal for the external memory or device.
	RD#	Output	Outputs the strobe signal which indicates reading is in progress.
	RD/WR#	Output	Outputs the strobe signal which indicates the read or write access.
	BS#	Output	Outputs the status signal which indicates the start of bus cycles.
	AH#	Output	Outputs the address hold signal for the device that uses the multiplexed I/O bus.
	WAIT#	Input	Inputs the external wait control signal which inserts a wait cycle into the bus cycles.
	WE0#	Output	Outputs the write strobe signal to D7 to D0.
	WE1#	Output	Outputs the write strobe signal to D15 to D8.
	WE2#	Output	Outputs the write strobe signal to D23 to D16.
	WE3#	Output	Outputs the write strobe signal to D31 to D24.
	DQMLL	Output	Outputs the data mask enable signal to D7 to D0 when SDRAM is connected.
	DQMLU	Output	Outputs the data mask enable signal to D15 to D8 when SDRAM is connected.
	DQMUL	Output	Outputs the data mask enable signal to D23 to D16 when SDRAM is connected.
	DQMUU	Output	Outputs the data mask enable signal to D31 to D24 when SDRAM is connected.
	RAS#	Output	Outputs the low-address strobe signal to the SDRAM. This pin should be connected to the RAS pin on the SDRAM.
	CAS#	Output	Outputs the column-address strobe signal to the SDRAM. This pin should be connected to the CAS pin on the SDRAM.
	CKE	Output	Outputs the clock enable signal to the SDRAM. This pin should be connected to the CKE pin on the SDRAM.
Direct memory access controller (DMAC)	DREQ0 to DREQ2	Input	Input the DMA transfer request signal from the external device.
	DACK0 to DACK2	Output	Output the acknowledge signal which indicates acceptance of the DMA transfer request from the external device.
	TEND0 to TEND2	Output	Output the DMA transfer end signal.
Interrupt	NMI	Input	Inputs the non-maskable interrupt request signal.
	IRQ0 to IRQ15	Input	Input the external interrupt request signal.
	ETH0_INT, ETH1_INT, ETH2_INT	Input	Input the Ethernet PHY interrupt request signal.

**Table 1.4 Pin Functions (3 / 7)**

Classifications	Pin Name	I/O	Description
Multi-function timer pulse unit 3 (MTU3a)	MTIOC0A, MTIOC0B MTIOC0C, MTIOC0D	I/O	TGRA0 to TGRD0 input capture input/output compare output/ PWM output pins
	MTIOC1A, MTIOC1B	I/O	TGRA1 and TGRB1 input capture input/output compare output/ PWM output pins
	MTIOC2A, MTIOC2B	I/O	TGRA2 and TGRB2 input capture input/output compare output/ PWM output pins
	MTIOC3A, MTIOC3B MTIOC3C, MTIOC3D	I/O	TGRA3 to TGRD3 input capture input/output compare output/ PWM output pins
	MTIOC4A, MTIOC4B MTIOC4C, MTIOC4D	I/O	TGRA4 to TGRD4 input capture input/output compare output/ PWM output pins
	MTIC5U, MTIC5V MTIC5W	Input	TGRU5, TGRV5, and TGRW5 input capture input/dead time compensation input pins
	MTIOC6A, MTIOC6B MTIOC6C, MTIOC6D	I/O	TGRA6 to TGRD6 input capture input/output compare output/ PWM output pins
	MTIOC7A, MTIOC7B MTIOC7C, MTIOC7D	I/O	TGRA7 to TGRD7 input capture input/output compare output/ PWM output pins
	MTIOC8A, MTIOC8B MTIOC8C, MTIOC8D	I/O	TGRA8 to TGRD8 input capture input/output compare output/ PWM output pins
Port output enable 3 (POE3)	MTCLKA, MTCLKB MTCLKC, MTCLKD	Input	External clock input pins for MTU3a
	POE0#, POE4# POE8#, POE10#	Input	Input the request signal to place the MTU3a or GPTa in the high impedance state.
General-purpose PWM timer (GPTa)	GTIOC0A, GTIOC0B	I/O	GPT0.GTGRA and GPT0.GTGRB input capture input/output compare output/PWM output pins
	GTIOC1A, GTIOC1B	I/O	GPT1.GTGRA and GPT1.GTGRB input capture input/output compare output/PWM output pins
	GTIOC2A, GTIOC2B	I/O	GPT2.GTGRA and GPT2.GTGRB input capture input/output compare output/PWM output pins
	GTIOC3A, GTIOC3B	I/O	GPT3.GTGRA and GPT3.GTGRB input capture input/output compare output/PWM output pins
	GTETRG	Input	External trigger input pin for GPT0 to GPT3

**Table 1.4 Pin Functions (4 / 7)**

Classifications	Pin Name	I/O	Description
16-bit timer pulse unit (TPUa)	TIOCA0, TIOCB0, TIOCC0, TIOCD0	I/O	TPU0.TGRA0 to TPU0.TGRD0 input capture input/output compare output/PWM output pins
	TIOCA1, TIOCB1	I/O	TPU0.TGRA1 and TPU0.TGRB1 input capture input/output compare output/PWM output pins
	TIOCA2, TIOCB2	I/O	TPU0.TGRA2 and TPU0.TGRB2 input capture input/output compare output/PWM output pins
	TIOCA3, TIOCB3 TIOCC3, TIOCD3	I/O	TPU0.TGRA3 to TPU0.TGRD3 input capture input/output compare output/PWM output pins
	TIOCA4, TIOCB4	I/O	TPU0.TGRA4 and TPU0.TGRB4 input capture input/output compare output/PWM output pins
	TIOCA5, TIOCB5	I/O	TPU0.TGRA5 and TPU0.TGRB5 input capture input/output compare output/PWM output pins
	TCLKA, TCLKB TCLKC, TCLKD	Input	External clock input pins for TPU0
	TIOCA6, TIOCB6 TIOCC6, TIOCD6	I/O	TPU1.TGRA0 to TPU1.TGRD0 input capture input/output compare output/PWM output pins
	TIOCA7, TIOCB7	I/O	TPU1.TGRA1 and TPU1.TGRB1 input capture input/output compare output/PWM output pins
	TIOCA8, TIOCB8	I/O	TPU1.TGRA2 and TPU1.TGRB2 input capture input/output compare output/PWM output pins
	TIOCA9, TIOCB9 TIOCC9, TIOCD9	I/O	TPU1.TGRA3 to TPU1.TGRD3 input capture input/output compare output/PWM output pins
	TIOCA10, TIOCB10	I/O	TPU1.TGRA4 and TPU1.TGRB4 input capture input/output compare output/PWM output pins
	TIOCA11, TIOCB11	I/O	TPU1.TGRA5 and TPU1.TGRB5 input capture input/output compare output/PWM output pins
	TCLKE, TCLKF TCLKG, TCLKH	Input	External clock input pins for TPU1
Programmable pulse generator (PPG)	PO0 to PO31	Output	Pulse output pins
Compare match timer W (CMTW)	TIC0 to TIC3	Input	CMTW input capture input pins
	TOC0 to TOC3	Output	CMTW output compare output pins
Serial communication interface with FIFO (SCIFA)	SCK0 to SCK4	I/O	Clock I/O pins
	RXD0 to RXD4	Input	Input the receive data.
	TXD0 to TXD4	Output	Output the transmit data.
	CTS0# to CTS4#	Input	Input pins for controlling the start of transmission and reception
	RTS0# to RTS4#	Output	Output pins for controlling the start of transmission and reception
I <sup>2</sup> C bus interface (RIICa)	SCL0, SCL1	I/O	Clock I/O pins. The bus can be directly driven by the N-channel open drain.
	SDA0, SDA1	I/O	Data I/O pins. The bus can be directly driven by the N-channel open drain.

**Table 1.4 Pin Functions (5 / 7)**

Classifications	Pin Name	I/O	Description
Ethernet controller (ETHERC)	ETH0_TXC, ETH1_TXC, ETH2_TXC	Input	Input the 10 M/100 M transmission clock (2.5 MHz/25 MHz).
	ETH0_TXEN, ETH1_TXEN, ETH2_TXEN	Output	Output the transmission enable signal.
	ETH0_TXER, ETH1_TXER, ETH2_TXER	Output	Output the transmission error signal.
	ETH0_RXD0 to 3, ETH1_RXD0 to 3, ETH2_RXD0 to 3	Output	Output the transmission data signal.
	ETH0_RXC, ETH1_RXC, ETH2_RXC	I/O	Receive clock I/O pins
	ETH0_RXDV, ETH1_RXDV, ETH2_RXDV	Input	Input the receive data enable signal.
	ETH0_RXER, ETH1_RXER, ETH2_RXER	Input	Input the receive data error signal.
	ETH0_RXD0 to 3, ETH1_RXD0 to 3	Input	Input the receive data signal.
	ETH0_CRS, ETH1_CRS, ETH2_CRS	Input	Input the carrier sense signal.
	ETH0_COL, ETH1_COL, ETH2_COL	Input	Input the collision detection signal.
	ETH_MDC, MII2_MDC	Output	Output the management interface clock.
	ETH_MDIO, MII2_MDIO	I/O	Management data signal I/O pins
	PHYLINK0, PHYLINK1, PHYLINK2	Input	Input the PHY Link signal (for Ether Switch).
	ETHSWSECOUT	Output	Event output pin for Ether Switch per second
EtherCAT slave controller (ECATC) (only included in products incorporating an R-IN engine)	PHYRESETOUT#, PHYRESTOUT2#	Output	Output the PHY RESETOUT signal.
	CATLEDRUN	Output	Outputs the EtherCAT RUN LED signal.
	CATIRQ	Output	Outputs the EtherCAT IRQ signal.
	CATLEDSTER	Output	Outputs the EtherCAT Dual-color state LED signal.
	CATLEDERR	Output	Outputs the EtherCAT error LED signal.
	CATLINKACT0, CATLINKACT1	Output	Output the EtherCAT link/activity LED signal.
	CATSYNC0, CATSYNC1	Output	Output the EtherCAT SYNC signal.
	CATLATCH0, CATLATCH1	Input	Input the EtherCAT LATCH signal.
	CATI2CCLK	Output	Outputs the EtherCAT EEPROM I <sup>2</sup> C clock signal.
	CATI2CDATA	I/O	Inputs/outputs the EtherCAT EEPROM I <sup>2</sup> C data signal.
	CATRESTOUT	Output	Outputs the EtherCAT PHY RESETOUT signal.

**Table 1.4 Pin Functions (6 / 7)**

Classifications	Pin Name	I/O	Description
USB 2.0 host/function module	VDD33_USB	Input	Power supply input pin for USB
	VSS_USB	Input	Ground input pin for USB
	DVDD_USB	Input	Digital power supply input pin for USB
	USB_RREF	Input	Reference current input pin for USB. Connect this pin to the AVSS33USB pin via 200Ω (±1%).
	USB_DP	I/O	USB bus D+ data I/O pin
	USB_DM	I/O	USB bus D- data I/O pin
	USB_VBUSEN	Output	Outputs the VBUS power enable signal for USB.
	USB_OVRCUR	Input	Inputs the overcurrent signal for USB.
CAN module (RSCAN)	CRXD0 to CRXD1	Input	Receive data input pins
	CTXD0 to CTXD1	Output	Transmit data output pins
Serial peripheral interface (RSPIa)	RSPCK0 to RSPCK3	I/O	Clock I/O pins
	MOSI0 to MOSI3	I/O	Master transmit data I/O pins
	MISO0 to MISO3	I/O	Slave transmit data I/O pins
	SSL00, SSL10, SSL20, SSL30	I/O	Slave select signal I/O pins
	SSL01, SSL02, SSL03, SSL11	Output	Slave select signal output pins
SPI multi I/O bus controller (SPIBSC)	SPBCLK	Output	Clock output pin
	SPBSSL	Output	Slave select signal output pin
	SPBMO/SPBIO0	I/O	Master transmit data/data 0 I/O pins
	SPBMI/SPBIO1	I/O	Master input data/data 1 I/O pins
	SPBIO2 to 3	I/O	Data 2, data 3 I/O pins
Serial sound interface (SSI)	SSISCK0	I/O	SSI serial bit clock I/O pin
	SSIWS0	I/O	Word select I/O pin
	SSITXD0	Output	Serial data output pin
	SSIRXD0	Input	Serial data input pin
ΔΣ interface (DSMIF)	MCLK0 to MCLK3	I/O	Clock I/O pins
	MDAT0 to MDAT3	Input	Data input pins
12-bit A/D converter (S12ADC)	AN000 to AN007, AN100 to AN115	Input	Analog input pins for A/D converter
	ADTRG0, ADTRG1	Input	External trigger input pins for the start of A/D conversion
	AN1_ANEX0	Output	Extended analog output pin
	AN1_ANEX1	Input	Extended analog input pin
	AVCC0	Input	Analog power supply input pin for the 12-bit A/D converter (unit 0). Connect this pin to the VCCQ33 pin if the 12-bit A/D converter is not to be used.
Analog power supply	AVSS0	Input	Analog ground input pin for the 12-bit A/D converter (unit 0). Connect this pin to the VSS pin if the 12-bit A/D converter is not to be used.
	VREFH0	Input	Reference power supply input pin for the 12-bit A/D converter (unit 0). Connect this pin to the VCCQ33 pin if the 12-bit A/D converter is not to be used.
	VREFL0	Input	Reference ground pin for the 12-bit A/D converter (unit 0). Connect this pin to the VSS pin if the 12-bit A/D converter is not to be used.

**Table 1.4 Pin Functions (7 / 7)**


Classifications	Pin Name	I/O	Description
Analog power supply	AVCC1	Input	Analog power supply input pin for the 12-bit A/D converter (unit 1). Connect this pin to the VCCQ33 pin if the 12-bit A/D converter is not to be used.
	AVSS1	Input	Analog ground input pin for the 12-bit A/D converter (unit 1). Connect this pin to the VSS pin if the 12-bit A/D converter is not to be used.
	VREFH1	Input	Reference power supply input pin for the 12-bit A/D converter (unit 1). Connect this pin to the VCCQ33 pin if the 12-bit A/D converter is not to be used.
	VREFL1	Input	Reference ground pin for the 12-bit A/D converter (unit 1). Connect this pin to the VSS pin if the 12-bit A/D converter is not to be used.
I/O ports	P00 to P07	I/O	8-bit I/O pins
	P10 to P17	I/O	8-bit I/O pins
	P20 to P27	I/O	8-bit I/O pins
	P30 to P37	I/O	8-bit I/O pins
	P40 to P47	I/O	8-bit I/O pins
	P50 to P56	I/O	7-bit I/O pins
	P60 to P67	I/O	8-bit I/O pins
	P70 to P77	I/O	8-bit I/O pins
	P80 to P87	I/O	8-bit I/O pins
	P90 to P97	I/O	8-bit I/O pins
	PA0 to PA7	I/O	8-bit I/O pins
	PB0 to PB7	I/O	8-bit I/O pins
	PC0 to PC7	I/O	8-bit I/O pins
	PD0 to PD7	I/O	8-bit I/O pins
	PE0 to PE7	I/O	8-bit I/O pins
	PF5 to PF7	I/O	3-bit I/O pins
	PG0 to PG7	I/O	8-bit I/O pins
	PH0 to PH7	I/O	8-bit I/O pins
	PJ0 to PJ7	I/O	8-bit I/O pins
	PK0 to PK7	I/O	8-bit I/O pins
	PL0 to PL7	I/O	8-bit I/O pins
	PM0 to PM7	I/O	8-bit I/O pins
	PN0 to PN7	I/O	8-bit I/O pins
	PP0 to PP7	I/O	8-bit I/O pins
	PR0 to PR7	I/O	8-bit I/O pins
	PS0 to PS7	I/O	8-bit I/O pins
	PT0 to PT7	I/O	8-bit I/O pins
	PU0 to PU7	I/O	8-bit I/O pins

## 1.5 Pin Assignments

Figure 1.2 and Figure 1.3 show the pin arrangement. Table 1.5 and Table 1.6 show the pin assignments. Table 1.7 and Table 1.8 show the lists of pin functions.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
A	VSS	PC2	PJ3	PJ1	PF7	PB4	PB0	PC0	PF6	VCC Q33 B	P54	VSS	AN0 07	AN0 05	AN0 02	AVC C0	AVC C1	VRE FH1	P17	VSS	A
B	PJ5	PJ4	PC3	PJ2	PJ0	PB5	PB2	PC1	PB7	P86	PD7	P52	AN0 06	AN0 03	AN0 01	AVS S0	AVS S1	VRE FL1	P16	P15	B
C	PJ7	PJ6	PU2	PL7	PL5	PB6	PB3	PB1	PF5	P87	PD6	P53	P51	AN0 04	AN0 00	VRE FL0	VRE FH0	PD2	P14	P13	C
D	P81	P80	PU3															PD0	P96	P95	D
E	P84	P82	PU1		PU0	PL6	PL4	PL2	PL0	PK7	PK6	PD5	P56	PD4	VCC Q33	PD1		P97	P94	P93	E
F	PC4	P83	P85		PU4	VSS	VCC Q33	PL3	PL1	PK5	PK4	P55	P50	PD3	PK2	P90		P92	P91	P12	F
G	PU6	PC5	VCC Q33		PU5	PM0									PK3	PA7		PA4	PA3	P11	G
H	PU7	PM1	P35		ERR ORO UT	VCC Q33		VDD	VDD	VDD	VDD	VDD	VDD	VDD	PA6	PA5		PA2	PK0	PK1	H
J	PM6	PM3	PM2		P33	TRS T#		VDD	VSS	VSS	VSS	VSS	VSS	VDD	VCC Q33	PA1		PA0	PT7	PT6	J
K	PM7	PM5	PM4		P34	PLL VDD 1		VDD	VSS	VSS	VSS	VSS	VDD	VDD	VSS	P77		P76	P75	PT5	K
L	MD1	MD2	TMS		TCK	PLL VSS 1		VDD	VSS	VSS	VSS	VSS	VDD	VDD	VSS	PE7		P72	P73	P74	L
M	XTA L	EXT AL	OSC TH		BSC ANP	PLL VDD 0		VDD	VSS	VSS	VSS	VSS	VDD	VDD	VCC Q33	PE6		P70	PT4	P71	M
N	VSS	MDO	RST OUT #		RES #	PLL VSS 0		VDD	VSS	VDD	VDD	VDD	VDD	VDD	PE2	PE4		PE5	PT2	PT3	N
P	VSS _US_B	VDD 33_USB	USB _RR_EF		P31	VCC Q33		VDD	VSS	VSS	VSS	VSS	VDD	VDD	P06	P07		PE3	PT0	PT1	P
R	USB _DP	USB _DM	P30		PN0	PN2	PG0	PG2	PG7	PH2	PH4	PH6	P23	P27	P47	VCC Q33		VCC Q33	PS6	PS7	R
T	DVD D_U SB	VDD 33_USB	P32		PC6	P37	P36	PG3	PG6	PH3	VCC Q33	PH5	VCC Q33	P26	VCC Q33	VSS		VSS	PE0	PE1	T
U	P60	P63	PN1															P00	P04	P03	U
V	P61	P64	PN3	PN4	PC7	PG1	PG4	PG5	PH0	PH1	PH7	P20	P21	VSS	P45	P46	PS2	P05	P01	P02	V
W	P62	P65	PN5	PN6	PP0	PP2	PP4	PP6	PP7	PR1	PR3	PR5	P24	P22	P44	P43	PS1	PS3	PS4	PS5	W
Y	VSS	P67	P66	PN7	PP1	PP3	PP5	VSS	PR0	PR2	PR4	PR6	PR7	P25	P41	P42	P40	PS0	P10	VSS	Y

**Figure 1.2 Pin Arrangement (320-Pin FBGA)**



Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, see Table 1.8, List of Pin and Pin Functions (176-Pin HLQFP).

Figure 1.3 Pin Arrangement (176-pin HLQFP)

**Table 1.5 Pin Assignments (320-Pin FBGA) (1 / 8)**

Pin Number	Pin Name
A1	VSS
A2	PC2 / ETH0_TXC / ETH1_RXD2 / CATI2CDATA / SDA0
A3	PJ3 / IRQ11 / ETH0_RXD0 / ADTRG0
A4	PJ1 / ETH0_RXD2 / CATLEDSTER / RSPCK3
A5	PF7 / IRQ7 / A25 / ETH0_TXER / RTS3# / SSL30
A6	PB4 / A24 / ETH1_COL / ETH0_RXER / CATSYNC0 / CATLATCH0 / RXD3 / MOSI3_BLUE / MDAT0
A7	PB0 / ETH1_RXDV / MTCLKB / TCLKD / TIC3
A8	PC0 / WAIT# / ETH1_RXD2 / GTETRG / SCL1 / MDAT3
A9	PF6 / ETH1_RXD0 / MTIOC3D / GTIOC0B / TOC2
A10	VCCQ33
A11	P54 / CLKOUT25M1 / MOSI2_RED
A12	VSS
A13	AN007
A14	AN005
A15	AN002
A16	AVCC0
A17	AVCC1
A18	VREFH1
A19	P17 / CS5# / ETH1_TXER / PHYRESETOUT# / ADTRG0
A20	VSS
B1	PJ5 / ETH0_RXD1 / TIOCD0 / RXD3
B2	PJ4 / ETH0_RXD0 / TXD3
B3	PC3 / ETH0_RXC / ETH0_RXDV / CATI2CCLK / RXD4 / SCL0 / CRXD1
B4	PJ2 / IRQ10 / ETH0_RXD1 / MISO3
B5	PJ0 / IRQ8 / ETH0_RXD3 / CATLEDERR / MOSI3_RED
B6	PB5 / ETH_MDIO / TCLKB / POE0# / POE10# / CTS3# / RSPCK3
B7	PB2 / ETH1_RXC / ETH0_RXD1 / CATSYNC1 / CATLATCH1 / MTIOC1A / SSL30 / MDAT1
B8	PC1 / IRQ9 / ETH1_RXD3 / PHYLINK0 / SDA1 / MDAT2
B9	PB7 / ETH1_RXD1 / MTIOC3B / GTIOC0A / TOC3
B10	P86 / AN1_ANEX0 / ETH1_RXD0 / MTIOC4B / GTIOC2A / TOC1 / RSPCK2
B11	PD7 / AN115 / ETH1_RXD1 / MTIOC4D / GTIOC2B / TOC0
B12	P52 / ETH0_INT / SSL20
B13	AN006
B14	AN003
B15	AN001
B16	AVSS0
B17	AVSS1
B18	VREFL1
B19	P16 / CS4# / CS2# / MTIOC3B / GTIOC0A
B20	P15 / CS3# / CKE / MTIOC3D / GTIOC0B
C1	PJ7 / IRQ15 / ETH0_RXD3 / CATLEDRUN / CTS3#
C2	PJ6 / IRQ14 / ETH0_RXD2 / CATIRQ / SCK3
C3	PU2 / IRQ2 / ETH2_CRS / TIOCD9 / RXD3
C4	PL7 / IRQ15 / ETH2_RXDV

**Table 1.5 Pin Assignments (320-Pin FBGA) (2 / 8)**

Pin Number	Pin Name
C5	PL5 / ETH2_RXD2 / TIOCA8
C6	PB6 / ETH_MDC / TCLKA / SCK3 / RTS4# / MISO3
C7	PB3 / IRQ3 / CS1# / ETH1_CRS / PHYRESETOUT# / TXD3 / CTXD1 / MCLK0
C8	PB1 / ETH1_RXER / MTCLKA / TCLKC / CTS4#
C9	PF5 / ETH1_TXEN / MTIOC4A / GTIOC1A / TIC2
C10	P87 / AN1_ANEX1 / A23 / ETH1_TXC / ETH0_RXD0 / MTIOC4C / GTIOC1B / MCLK1
C11	PD6 / AN114 / A22 / ETH1_TXD2 / ETH0_TXD1 / TIC1 / MISO2 / MCLK2
C12	P53 / ETH1_INT / MISO2
C13	P51 / IRQ1 / PHYLINK1 / RSPCK2
C14	AN004
C15	AN000
C16	VREFL0
C17	VREFH0
C18	PD2 / AN110 / WAIT#
C19	P14 / CAS# / MTIOC4A / GTIOC1A
C20	P13 / RAS# / MTIOC4C / GTIOC1B
D1	P81 / ETH0_RXER / TIOCC0 / CTS4#
D2	P80 / IRQ8 / ETH0_RXDV / TIOCC3 / RTS4#
D3	PU3 / ETH2_COL / TIOCD6 / TXD3
D18	PD0 / AN108 / CS4#
D19	P96 / AN106 / POE0# / POE10#
D20	P95 / AN105 / IRQ13 / MTCLKA / CTS2#
E1	P84 / ETH0_COL / CATLINKACT1 / RXD4
E2	P82 / ETH0_TXEN / ETH1_CRS / TIOCD3 / SCK4 / RTS3# / USB_OVRCUR
E3	PU1 / ETH2_RXC / TIOCA11 / SCK3
E5	PU0 / ETH2_RXER / TIOCA10
E6	PL6 / ETH2_RXD3 / TIOCA9
E7	PL4 / IRQ4 / ETH2_RXD1
E8	PL2 / ETH2_TXEN / TIOCA6 / ADTRG1
E9	PL0 / ETH2_TXD0 / TIOCB9
E10	PK7 / ETH2_TXD2 / TIOCB7
E11	PK6 / ETH2_TXD3 / TIOCB6
E12	PD5 / AN113 / A21 / ETH1_TXD3 / ETH0_TXD0 / TIC0 / SSL20 / MCLK3
E13	P56 / BS# / ETH1_TXER
E14	PD4 / AN112 / ETH2_INT
E15	VCCQ33
E16	PD1 / AN109 / CS1#
E18	P97 / AN107 / IRQ7 / A25 / ADTRG1
E19	P94 / AN104 / IRQ4 / MTCLKB / RTS2#
E20	P93 / AN103 / MTIOC1A / TIC3 / SCK2
F1	PC4 / CATI2CCLK / TCLKH / SCL0
F2	P83 / IRQ11 / ETH0_CRS / CATLINKACT0 / TXD4
F3	P85 / IRQ5 / CLKOUT25M0 / TXD4 / SCK4 / USB_VBUSEN
F5	PU4 / MII2_MDC / TIOCC9 / CTS3#
F6	VSS

**Table 1.5 Pin Assignments (320-Pin FBGA) (3 / 8)**

Pin Number	Pin Name
F7	VCCQ33
F8	PL3 / ETH2_RXD0 / TIOCA7
F9	PL1 / ETH2_TXC / TIOCB10
F10	PK5 / ETH2_TXD1 / TIOCB8
F11	PK4 / ETH2_TXER / TIOCB11 / MOSI2_BLUE
F12	P55 / IRQ5 / A24 / ETHSWSECOUT
F13	P50 / IRQ8 / CS1# / PHYLINK0
F14	PD3 / AN111 / PHYRESETOUT2#
F15	PK2 / A23
F16	P90 / AN100 / RAS# / TIOCA5 / TXD4
F18	P92 / AN102 / CS5# / TOC3 / RXD2
F19	P91 / AN101 / CAS# / TXD2
F20	P12 / MTIOC4B / GTIOC2A
G1	PU6 / PHYRESETOUT# / TCLKF / CTS4#
G2	PC5 / CATI2CDATA / TCLKG / SDA0
G3	VCCQ33
G5	PU5 / IRQ13 / MII2_MDIO / TIOCC6 / RTS3#
G6	PM0 / CLKOUT25M2 / TXD4
G15	PK3 / A24
G16	PA7 / IRQ7 / D31 / A22 / MTIOC6B / GTIOC3B / RTS2# / MCLK0
G18	PA4 / D28 / ETH1_INT / TIOCA3 / ADTRG0 / RXD2 / TEND2 / MDAT1
G19	PA3 / D27 / ETHSWSECOUT / GTETRG / TIOCA2 / SCK2 / DACK2 / MCLK2
G20	P11 / IRQ9 / MTIOC4D / GTIOC2B
H1	PU7 / CATIRQ / RXD4
H2	PM1 / CATLEDERR / SCK4
H3	P35 / NMI
H5	ERROROUT
H6	VCCQ33
H8	VDD
H9	VDD
H10	VDD
H11	VDD
H12	VDD
H13	VSS
H15	PA6 / IRQ6 / D30 / A21 / GTIOC3A / CTS2# / MDAT0
H16	PA5 / D29 / ETH0_INT / ETH1_TXER / TIOCA4 / TXD2 / MCLK1
H18	PA2 / D26 / MTIOC3B / GTIOC0A / SSL02 / DREQ2
H19	PK0 / CAS# / PO31
H20	PK1 / CS5#
J1	PM6 / IRQ6 / CATLINKACT0 / PO19
J2	PM3 / CATSYNC0 / CATLATCH0 / PO16
J3	PM2 / CATSYNC1 / CATLATCH1 / TCLKE / RTS4#
J5	P33 / TDO
J6	TRST#
J8	VDD

**Table 1.5 Pin Assignments (320-Pin FBGA) (4 / 8)**

Pin Number	Pin Name
J9	VSS
J10	VSS
J11	VSS
J12	VSS
J13	VDD
J15	VCCQ33
J16	PA1 / D25 / MTIOC3D / GTIOC0B / MISO0 / AUDIO_CLK / TRACEDATA7 / MCLK3
J18	PA0 / D24 / MTIOC4A / GTIOC1A / MOSI0_RED / TRACEDATA6 / MDAT3
J19	PT7 / A22 / DACK2
J20	PT6 / A21 / DREQ2
K1	PM7 / CATLINKACT1 / PO20
K2	PM5 / CATLEDSTER / PO18
K3	PM4 / CATLEDRUN / PO17
K5	P34 / TDI
K6	PLLVDD1
K8	VDD
K9	VSS
K10	VSS
K11	VSS
K12	VSS
K13	VDD
K15	VSS
K16	P77 / D23 / MTIOC4C / GTIOC1B / RSPCK0 / TRACEDATA5
K18	P76 / D22 / MTIOC4B / GTIOC2A / SSL01 / SSIWS0 / TRACEDATA4
K19	P75 / IRQ13 / D21 / MTIOC4D / GTIOC2B / SSL00 / TRACEDATA3
K20	PT5 / BS# / PO30 / TEND2
L1	MD1
L2	MD2
L3	TMS
L5	TCK
L6	PLLVSS1
L8	VDD
L9	VSS
L10	VSS
L11	VSS
L12	VSS
L13	VDD
L15	VSS
L16	PE7 / D15 / MTIOC7A / TIOCD3 / POE8# / SCK1 / RSPCK0 / TRACEDATA7
L18	P72 / D18 / MTIOC1A / TIC2 / TXD1 / SSITXD0 / TRACEDATA0
L19	P73 / IRQ3 / D19 / MTCLKB / RXD1 / SSIRXD0 / TRACEDATA1
L20	P74 / D20 / MTCLKA / CTS1# / SSL03 / SSISCK0 / TRACEDATA2
M1	XTAL
M2	EXTAL
M3	OSCTH

**Table 1.5 Pin Assignments (320-Pin FBGA) (5 / 8)**

Pin Number	Pin Name
M5	BSCANP
M6	PLLVDD0
M8	VDD
M9	VSS
M10	VSS
M11	VSS
M12	VSS
M13	VDD
M15	VCCQ33
M16	PE6 / IRQ6 / D14 / MTIOC0A / TIOCD0 / RXD1 / MISO0 / TRACEDATA6
M18	P70 / IRQ0 / D16 / MTIOC6D / RTS1# / USB_OVRCUR / TRACECLK
M19	PT4 / CS3# / PO29
M20	P71 / D17 / D7 / POE0# / POE10# / TOC2 / SCK1 / TRACECTL
N1	VSS
N2	MD0
N3	RSTOUT#
N5	RES#
N6	PLLVSS0
N8	VDD
N9	VSS
N10	VDD
N11	VDD
N12	VDD
N13	VDD
N15	PE2 / IRQ2 / D10 / MTCLKC / TIOCB4 / SSL02 / TRACEDATA2
N16	PE4 / D12 / MTIOC0B / TIOCC0 / RTS1# / SSL00 / TRACEDATA4
N18	PE5 / D13 / MTIOC0C / TIOCC3 / TXD1 / MOSI0_BLUE / TRACEDATA5
N19	PT2 / TIOCA1 / TIOCB1 / PO27
N20	PT3 / IRQ11 / TIOCA0 / TIOCB0 / PO28 / CTS2#
P1	VSS_USB
P2	VDD33_USB
P3	USB_RREF
P5	P31 / USB_VBUSEN
P6	VCCQ33
P15	P06 / D6 / MTIOC2B / TIOCB0
P16	P07 / D7 / MTIOC2A / TIOCB1
P18	PE3 / IRQ3 / D11 / MTIOC0D / TIOCB5 / CTS1# / SSL01 / TRACEDATA3
P19	PT0 / IRQ0 / REFOUT# / IRQOUT# / TIOCA3 / TIOCB3 / PO25 / SCK2
P20	PT1 / TIOCA2 / TIOCB2 / PO26 / RTS2#
R1	USB_DP
R2	USB_DM
R3	P30 / CRXD0 / USB_VBUSIN
R5	PN0 / MTIOC8D / SSL10
R6	PN2 / IRQ10 / MTIOC8B / MOSI1_BLUE
R7	PG0 / A1 / PO2

**Table 1.5 Pin Assignments (320-Pin FBGA) (6 / 8)**

Pin Number	Pin Name
R8	PG2 / A3 / WE0#/DQMLL / PO4 / TOC0 / RSPCK1
R9	PG7 / A8 / PO9
R10	PH2 / A11 / MTIOC2A / PO12
R11	PH4 / IRQ4 / A13 / PO14
R12	PH6 / A15 / MTIOC7D / RTS0#
R13	P23 / A0 / MTIC5U / TXD0 / DACK1
R14	P27 / A20 / D4 / MTIOC8C / TIOCB0 / RTS0#
R15	P47 / WE3#/DQMUU/AH#/ MTIOC6C
R16	VCCQ33
R18	VCCQ33
R19	PS6 / IRQ14 / BREQ#/ TIOCA5 / TIOCB5 / PO23 / RXD2
R20	PS7 / BACK#/ TIOCA4 / TIOCB4 / PO24 / TXD2
T1	DVDD_USB
T2	VDD33_USB
T3	P32 / IRQ10 / USB_OVRCUR
T5	PC6 / TCLKC / SCL1 / CRXD0 / DREQ0 / USB_VBUSIN
T6	P37 / WE1#/DQMLU / PO1
T7	P36 / WE0#/DQMLL / PO0
T8	PG3 / A4 / A1 / PO5 / TIC1 / MISO1
T9	PG6 / A7 / D3 / TCLKB / PO8 / SSL11
T10	PH3 / A12 / MTIOC1B / PO13
T11	VCCQ33
T12	PH5 / A14 / PO15
T13	VCCQ33
T14	P26 / A19 / MTIOC8D / DREQ1
T15	VCCQ33
T16	VSS
T18	VSS
T19	PE0 / D8 / MTIOC1B / TIOCB2 / TRACEDATA0
T20	PE1 / D9 / MTCLKD / TIOCB3 / SSL03 / TRACEDATA1
U1	P60 / SPBSSL / CTXD0 / TEND0
U2	P63 / SPBMO/SPBIO0
U3	PN1 / MTIOC8C / PO21 / MISO1
U18	P00 / D0 / MTIOC6A / TIOCA1 / ADTRG1 / TRACECTL
U19	P04 / D4 / MTIOC3C / TIOCA5
U20	P03 / D3 / MTIC5U / TIOCA4
V1	P61 / SPBIO3 / CTXD1 / DACK0
V2	P64 / SPBMI/SPBIO1
V3	PN3 / MTIOC8A / RSPCK1
V4	PN4 / IRQ12 / MTIOC6C / TIOCC6 / SSL11
V5	PC7 / TIC0 / SDA1 / CRXD1
V6	PG1 / A2 / PO3
V7	PG4 / A5 / D1 / PO6 / TOC1 / MOSI1_RED
V8	PG5 / A6 / D2 / TCLKA / PO7 / SSL10
V9	PH0 / A9 / PO10

**Table 1.5 Pin Assignments (320-Pin FBGA) (7 / 8)**

Pin Number	Pin Name
V10	PH1 / A10 / MTIOC2B / PO11
V11	PH7 / A16 / MTIC5W
V12	P20 / A17 / MTCLKD
V13	P21 / IRQ1 / CS0# / MTIC5V / TIOCB1 / CTS0#
V14	VSS
V15	P45 / CS2#
V16	P46 / CKE
V17	PS2 / MTIOC7C / SSIWS0
V18	P05 / D5 / MTIOC3A
V19	P01 / D1 / MTIC5W / TIOCA2
V20	P02 / D2 / MTIC5V / TIOCA3
W1	P62 / SPBCLK
W2	P65 / SPBIO2 / DREQ0
W3	PN5 / IRQ5 / MTIOC6A / TIOCD9
W4	PN6 / MTIOC3C / TIOCC9 / MCLK3
W5	PP0 / POE8# / TEND0 / MCLK2
W6	PP2 / MTIOC0C / TCLKH / MCLK1
W7	PP4 / MTIOC0A / MCLK0
W8	PP6 / TIOCA11 / RXD1 / TRACECTL
W9	PP7 / TCLKF / TCLKH / SCK1 / DACK1 / TRACECLK
W10	PR1 / IRQ9 / POE4# / CTS1# / TEND1 / TRACEDATA1
W11	PR3 / TIOCA10 / TIOCB10 / TRACEDATA3
W12	PR5 / TIOCA8 / TIOCB8 / TRACEDATA5
W13	P24 / IRQ12 / RD/WR# / RXD0
W14	P22 / IRQ2 / RD# / MTIOC7B / TIOCD0 / SCK0
W15	P44 / IRQ12 / WAIT# / TCLKD / ADTRG0 / CTS0#
W16	P43 / WE2#/DQMUL / MTIOC8B / USB_VBUSEN
W17	PS1 / IRQ1 / MTIOC7B / SSISCK0
W18	PS3 / MTIOC7A / SSIRXD0
W19	PS4 / MTIOC6D / SSITXD0
W20	PS5 / MTIOC6B
Y1	VSS
Y2	P67 / IRQ15 / GTIOC3B / CTXD0 / TEND0 / USB_OVRCUR
Y3	P66 / IRQ14 / GTIOC3A / CTXD1 / DACK0 / USB_VBUSEN
Y4	PN7 / MTIOC3A / TIOCD6 / DREQ0 / MDAT3
Y5	PP1 / MTIOC0D / DACK0 / MDAT2
Y6	PP3 / MTIOC0B / TCLKC / MDAT1
Y7	PP5 / PO22 / MDAT0
Y8	VSS
Y9	PR0 / TCLKE / TCLKG / TXD1 / DREQ1 / TRACEDATA0
Y10	PR2 / TIOCA11 / TIOCB11 / RTS1# / TRACEDATA2
Y11	PR4 / TIOCA9 / TIOCB9 / TRACEDATA4
Y12	PR6 / TIOCA7 / TIOCB7 / TRACEDATA6
Y13	PR7 / TIOCA6 / TIOCB6 / TRACEDATA7
Y14	P25 / A18 / MTCLKC / TEND1

**Table 1.5 Pin Assignments (320-Pin FBGA) (8 / 8)**

Pin Number	Pin Name
Y15	P41 / BS# / SCK0
Y16	P42 / D5 / MTIOC7C / RXD0
Y17	P40 / D6 / MTIOC8A / TXD0
Y18	PS0 / MTIOC7D / AUDIO_CLK
Y19	P10 / IRQ0 / CKIO / TIOCA0 / TRACECLK
Y20	VSS

**Table 1.6 Pin Assignments (176-Pin HLQFP) (1 / 4)**

Pin Number	Pin Name
1	PC3 / ETH0_RXC / ETH0_RXDV / CATI2CCLK / RXD4 / SCL0 / CRXD1
2	VCCQ33
3	VSS
4	VDD
5	P82 / ETH0_TXEN / ETH1_CRS / TIOCD3 / SCK4 / RTS3# / USB_OVRCUR
6	P85 / IRQ5 / CLKOUT25M0 / TXD4 / SCK4 / USB_VBUSEN
7	ERROROUT
8	P35 / NMI
9	TRST#
10	P33 / TDO
11	P34 / TDI
12	TMS
13	TCK
14	BSCANP
15	VDD
16	VSS
17	MD2
18	MD1
19	PLLVDD1
20	PLLVSS1
21	OSCTH
22	VCCQ33
23	EXTAL
24	XTAL
25	VSS
26	MD0
27	PLLVDD0
28	PLLVSS0
29	RES#
30	RSTOUT#
31	VDD
32	VSS
33	USB_ID0
34	USB_VBUS0
35	USB_DP
36	USB_DM
37	USB_RREF
38	USB_XO
39	USB_XI
40	P30 / CRXD0 / USB_VBUSIN
41	P60 / SPBSSL / CTXD0 / TEND0
42	P61 / SPBIO3 / CTXD1 / DACK0
43	VCCQ33
44	P62 / SPBCLK

**Table 1.6 Pin Assignments (176-Pin HLQFP) (2 / 4)**

Pin Number	Pin Name
45	VSS
46	P63 / SPBMO/SPBIO0
47	P64 / SPBMI/SPBIO1
48	P65 / SPBIO2 / DREQ0
49	VSS
50	VDD
51	P36 / WE0#/DQMLL / PO0
52	P37 / WE1#/DQMLU / PO1
53	PG0 / A1 / PO2
54	PG1 / A2 / PO3
55	VCCQ33
56	PG2 / A3 / WE0#/DQMLL / PO4 / TOC0 / RSPCK1
57	PG3 / A4 / A1 / PO5 / TIC1 / MISO1
58	PG4 / A5 / D1 / PO6 / TOC1 / MOSI1_RED
59	PG5 / A6 / D2 / TCLKA / PO7 / SSL10
60	PG6 / A7 / D3 / TCLKB / PO8 / SSL11
61	PG7 / A8 / PO9
62	PH0 / A9 / PO10
63	PH1 / A10 / MTIOC2B / PO11
64	PH2 / A11 / MTIOC2A / PO12
65	PH3 / A12 / MTIOC1B / PO13
66	VDD
67	VSS
68	PH4 / IRQ4 / A13 / PO14
69	PH5 / A14 / PO15
70	PH6 / A15 / MTIOC7D / RTS0#
71	PH7 / A16 / MTIC5W
72	P24 / IRQ12 / RD/WR# / RXD0
73	P21 / IRQ1 / CS0#/ MTIC5V / TIOCB1 / CTS0#
74	P22 / IRQ2 / RD# / MTIOC7B / TIOCD0 / SCK0
75	P23 / A0 / MTIC5U / TXD0 / DACK1
76	P20 / A17 / MTCLKD
77	P25 / A18 / MTCLKC / TEND1
78	P26 / A19 / MTIOC8D / DREQ1
79	P27 / A20 / D4 / MTIOC8C / TIOCB0 / RTS0#
80	VDD
81	VSS
82	P42 / D5 / MTIOC7C / RXD0
83	P40 / D6 / MTIOC8A / TXD0
84	P43 / WE2#/DQMUL / MTIOC8B / USB_VBUSEN
85	P47 / WE3#/DQMUU/AH#/ MTIOC6C
86	VCCQ33
87	P10 / IRQ0 / CKIO / TIOCA0 / TRACECLK
88	VSS
89	P00 / D0 / MTIOC6A / TIOCA1 / ADTRG1 / TRACECTL

**Table 1.6 Pin Assignments (176-Pin HLQFP) (3 / 4)**

Pin Number	Pin Name
90	P01 / D1 / MTIC5W / TIOCA2
91	ESD_VDD
92	VCCQ33
93	P03 / D3 / MTIC5U / TIOCA4
94	P04 / D4 / MTIOC3C / TIOCA5
95	P05 / D5 / MTIOC3A
96	P06 / D6 / MTIOC2B / TIOCB0
97	P07 / D7 / MTIOC2A / TIOCB1
98	PE0 / D8 / MTIOC1B / TIOCB2 / TRACEDATA0
99	PE1 / D9 / MTCLKD / TIOCB3 / SSL03 / TRACEDATA1
100	VSS
101	PE2 / IRQ2 / D10 / MTCLKC / TIOCB4 / SSL02 / TRACEDATA2
102	PE3 / IRQ3 / D11 / MTIOC0D / TIOCB5 / CTS1# / SSL01 / TRACEDATA3
103	PE4 / D12 / MTIOC0B / TIOCC0 / RTS1# / SSL00 / TRACEDATA4
104	PE5 / D13 / MTIOC0C / TIOCC3 / TXD1 / MOSI0_BLUE / TRACEDATA5
105	PE6 / IRQ6 / D14 / MTIOC0A / TIOCD0 / RXD1 / MISO0 / TRACEDATA6
106	PE7 / D15 / MTIOC7A / TIOCD3 / POE8# / SCK1 / RSPCK0 / TRACEDATA7
107	VSS
108	VDD
109	P70 / IRQ0 / D16 / MTIOC6D / RTS1# / USB_OVRCUR / TRACECLK
110	P71 / D17 / D7 / POE0# / POE10# / TOC2 / SCK1 / TRACECTL
111	P72 / D18 / MTIOC1A / TIC2 / TXD1 / SSITXD0 / TRACEDATA0
112	P73 / IRQ3 / D19 / MTCLKB / RXD1 / SSIRXD0 / TRACEDATA1
113	P74 / D20 / MTCLKA / CTS1# / SSL03 / SSISCK0 / TRACEDATA2
114	P75 / IRQ13 / D21 / MTIOC4D / GTIOC2B / SSL00 / TRACEDATA3
115	P76 / D22 / MTIOC4B / GTIOC2A / SSL01 / SSIWS0 / TRACEDATA4
116	P77 / D23 / MTIOC4C / GTIOC1B / RSPCK0 / TRACEDATA5
117	PA0 / D24 / MTIOC4A / GTIOC1A / MOSI0_RED / TRACEDATA6 / MDAT3
118	PA1 / D25 / MTIOC3D / GTIOC0B / MISO0 / AUDIO_CLK / TRACEDATA7 / MCLK3
119	VSS
120	VDD
121	PA2 / D26 / MTIOC3B / GTIOC0A / SSL02 / DREQ2
122	PA3 / D27 / ETHSWSECOUT / GTETRG / TIOCA2 / SCK2 / DACK2 / MCLK2
123	PA4 / D28 / ETH1_INT / TIOCA3 / ADTRG0 / RXD2 / TEND2 / MDAT1
124	PA5 / D29 / ETH0_INT / ETH1_TXER / TIOCA4 / TXD2 / MCLK1
125	PA6 / IRQ6 / D30 / A21 / GTIOC3A / CTS2# / MDAT0
126	VCCQ33
127	PA7 / IRQ7 / D31 / A22 / MTIOC6B / GTIOC3B / RTS2# / MCLK0
128	VDD
129	VSS
130	P13 / RAS# / MTIOC4C / GTIOC1B
131	P14 / CAS# / MTIOC4A / GTIOC1A
132	P15 / CS3# / CKE / MTIOC3D / GTIOC0B
133	P16 / CS4# / CS2# / MTIOC3B / GTIOC0A
134	P17 / CS5# / ETH1_TXER / PHYRESETOUT# / ADTRG0

**Table 1.6 Pin Assignments (176-Pin HLQFP) (4 / 4)**

Pin Number	Pin Name
135	VCCQ33
136	AVCC1
137	VREFL0
138	AVSS0
139	AVCC0
140	AN000
141	AN001
142	AN002
143	AN003
144	AN004
145	AN005
146	AN006
147	AN007
148	VDD
149	VSS
150	P51 / IRQ1 / PHYLINK1 / RSPCK2
151	P54 / CLKOUT25M1 / MOSI2_RED
152	P56 / BS# / ETH1_TXER
153	PD5 / AN113 / A21 / ETH1_RXD3 / ETH0_RXD0 / TIC0 / SSL20 / MCLK3
154	PD6 / AN114 / A22 / ETH1_RXD2 / ETH0_RXD1 / TIC1 / MISO2 / MCLK2
155	PD7 / AN115 / ETH1_RXD1 / MTIOC4D / GTIOC2B / TOC0
156	P86 / AN1_ANEX0 / ETH1_RXD0 / MTIOC4B / GTIOC2A / TOC1 / RSPCK2
157	P87 / AN1_ANEX1 / A23 / ETH1_TXC / ETH0_RXD0 / MTIOC4C / GTIOC1B / MCLK1
158	PF5 / ETH1_RXEN / MTIOC4A / GTIOC1A / TIC2
159	VCCQ33
160	VDD
161	VSS
162	PF6 / ETH1_RXD0 / MTIOC3D / GTIOC0B / TOC2
163	PB7 / ETH1_RXD1 / MTIOC3B / GTIOC0A / TOC3
164	PC0 / WAIT# / ETH1_RXD2 / GTETRG / SCL1 / MDAT3
165	PC1 / IRQ9 / ETH1_RXD3 / PHYLINK0 / SDA1 / MDAT2
166	PB0 / ETH1_RXDV / MTCLKB / TCLKD / TIC3
167	PB1 / ETH1_RXER / MTCLKA / TCLKC / CTS4#
168	PB2 / ETH1_RXC / ETH0_RXD1 / CATSYNC1 / CATLATCH1 / MTIOC1A / SSL30 / MDAT1
169	VCCQ33
170	PB3 / IRQ3 / CS1# / ETH1_CRS / PHYRESETOUT# / TXD3 / CTXD1 / MCLK0
171	PB4 / A24 / ETH1_COL / ETH0_RXER / CATSYNC0 / CATLATCH0 / RXD3 / MOSI3_BLUE / MDAT0
172	PB5 / ETH_MDIO / TCLKB / POE0# / POE10# / CTS3# / RSPCK3
173	VSS
174	VDD
175	PB6 / ETH_MDC / TCLKA / SCK3 / RTS4# / MISO3
176	PC2 / ETH0_TXC / ETH1_RXD2 / CATI2CDATA / SDA0

**Table 1.7 List of Pin and Pin Functions (320-Pin FBGA) (1 / 10)**

Pin Number	320-Pin FBGA	Power Supply Clock System Control	I/O Port	Bus	Timer	Communication	Others		
					(MTU3a, GPTa, TPUa, PPG, POE3, CMTW)	(ETHERC, ECATC <sup>1</sup> , SCIFA, RSPIa, RIICa, RSCAN, SPIBSC, USB)	(SSI, DSMIF)	Interrupt	S12ADC
A1		VSS							
A2			PC2			ETH0_TXC / ETH1_RXD2 / CAT12CDATA / SDAO			
A3			PJ3			ETH0_TXD0	IRQ11	ADTRG0	
A4			PJ1			ETH0_RXD2 / CATLEDSTER / RSPCK3			
A5			PF7	A25		ETH0_TXER / RTS3# / SSL30		IRQ7	
A6			PB4	A24		ETH1_COL / ETH0_RXER / CATSYNC0 / CATLATCH0 / RXD3 / MOSI3_BLUE	MDAT0		
A7			PB0		MTCLKB / TCLKD / TIC3	ETH1_RXDV			
A8			PC0	WAIT#	GTETRG	ETH1_RXD2 / SCL1	MDAT3		
A9			PF6		MTIOC3D / GTIOC0B / TOC2	ETH1_RXD0			
A10		VCCQ33							
A11			P54			CLKOUT25M1 / MOSI2_RED			
A13								AN007	
A14								AN005	
A15								AN002	
A16		AVCC0							
A17		AVCC1							
A18		VREFH1							
A19			P17	CS5#		ETH1_TXER / PHYRESETOUT#		ADTRG0	
A20		VSS							
B1			PJ5		TIOCD0	ETH0_RXD1 / RXD3			
B2			PJ4			ETH0_RXD0 / TXD3			
B3			PC3			ETH0_RXC / ETH0_RXDV / CAT12CCLK / RXD4 / SCL0 / CRXD1			
B4			PJ2			ETH0_RXD1 / MISO3	IRQ10		
B5			PJ0			ETH0_RXD3 / CATLEDERR / MOSI3_RED	IRQ8		
B6			PB5		TCLKB / POE0# / POE10#	ETH_MDIO / CTS3# / RSPCK3			

**Table 1.7 List of Pin and Pin Functions (320-Pin FBGA) (2 / 10)**

Pin Number	Power Supply Clock System Control	I/O Port	Bus	Timer	Communication	Others		
				(MTU3a, GPTa, TPUa, PPG, POE3, CMTW)	(ETHERC, ECATC <sup>*1</sup> , SCIFA, RSPIa, RIICa, RSCAN, SPIBSC, USB)	(SSI, DSMIF)	Interrupt	S12ADC
B7		PB2		MTIOC1A	ETH1_RXC / ETH0_RXD1 / CATSYNC1 / CATLATCH1 / SSL30	MDAT1		
B8		PC1			ETH1_RXD3 / PHYLINK0 / SDA1	MDAT2	IRQ9	
B9		PB7		MTIOC3B / GTIOC0A / TOC3	ETH1_RXD1			
B10		P86		MTIOC4B / GTIOC2A / TOC1	ETH1_TXD0 / RSPCK2		AN1_ANE X0	
B11		PD7		MTIOC4D / GTIOC2B / TOC0	ETH1_TXD1		AN115	
B12		P52			ETH0_INT / SSL20			
B13							AN006	
B14							AN003	
B15							AN001	
B16	AVSS0							
B17	AVSS1							
B18	VREFL1							
B19		P16	CS4# / CS2#	MTIOC3B / GTIOC0A				
B20		P15	CS3# / CKE	MTIOC3D / GTIOC0B				
C1		PJ7			ETH0_RXD3 / CATLEDRUN / CTS3#		IRQ15	
C2		PJ6			ETH0_RXD2 / CATIRQ / SCK3		IRQ14	
C3		PU2		TIOCD9	ETH2_CRS / RXD3		IRQ2	
C4		PL7			ETH2_RXDV		IRQ15	
C5		PL5		TIOCA8	ETH2_RXD2			
C6		PB6		TCLKA	ETH_MDC / SCK3 / RTS4# / MISO3			
C7		PB3	CS1#		ETH1_CRS / PHYRESETOUT# / TXD3 / CTXD1	MCLK0	IRQ3	
C8		PB1		MTCLKA / TCLKC	ETH1_RXER / CTS4#			
C9		PF5		MTIOC4A / GTIOC1A / TIC2	ETH1_TXEN			
C10		P87	A23	MTIOC4C / GTIOC1B	ETH1_TXC / ETH0_RXD0	MCLK1	AN1_ANE X1	
C11		PD6	A22	TIC1	ETH1_RXD2 / ETH0_RXD1 / MISO2	MCLK2	AN114	
C12		P53			ETH1_INT / MISO2			
C13		P51			PHYLINK1 / RSPCK2		IRQ1	
C14							AN004	

**Table 1.7 List of Pin and Pin Functions (320-Pin FBGA) (3 / 10)**

Pin Number	Power Supply Clock System Control	I/O Port	Bus	Timer	Communication	Others	
				(MTU3a, GPTa, TPUa, PPG, POE3, CMTW)	(ETHERC, ECATC <sup>*1</sup> , SCIFA, RSPIa, RIICa, RSCAN, SPIBSC, USB)	(SSI, DSMIF)	Interrupt
C15							AN000
C16	VREFL0						
C17	VREFH0						
C18		PD2	WAIT#				AN110
C19		P14	CAS#	MTIOC4A / GTIOC1A			
C20		P13	RAS#	MTIOC4C / GTIOC1B			
D1		P81		TIOCC0	ETH0_RXER / CTS4#		
D2		P80		TIOCC3	ETH0_RXDV / RTS4#		IRQ8
D3		PU3		TIOCD6	ETH2_COL / TXD3		
D18		PDO	CS4#				AN108
D19		P96		POE0# / POE10#			AN106
D20		P95		MTCLKA	CTS2#	IRQ13	AN105
E1		P84			ETH0_COL / CATLINKACT1 / RXD4		
E2		P82		TIOCD3	ETH0_TXEN / ETH1_CRS / SCK4 / RTS3# / USB_OVRCUR		
E3		PU1		TIOCA11	ETH2_RXC / SCK3		
E5		PU0		TIOCA10	ETH2_RXER		
E6		PL6		TIOCA9	ETH2_RXD3		
E7		PL4			ETH2_RXD1		IRQ4
E8		PL2		TIOCA6	ETH2_TXEN		ADTRG1
E9		PL0		TIOCB9	ETH2_TXD0		
E10		PK7		TIOCB7	ETH2_TXD2		
E11		PK6		TIOCB6	ETH2_TXD3		
E12		PD5	A21	TIC0	ETH1_RXD3 / ETH0_RXD0 / SSL20	MCLK3	AN113
E13		P56	BS#		ETH1_TXER		
E14		PD4			ETH2_INT		AN112
E15	VCCQ33						
E16		PD1	CS1#				AN109
E18		P97	A25			IRQ7	ADTRG1 / AN107
E19		P94		MTCLKB	RTS2#	IRQ4	AN104
E20		P93		MTIOC1A / TIC3	SCK2		AN103
F1		PC4		TCLKH	CAT2CCLK / SCL0		
F2		P83			ETH0_CRS / CATLINKACT0 / TXD4		IRQ11

**Table 1.7 List of Pin and Pin Functions (320-Pin FBGA) (4 / 10)**

Pin Number	Power Supply Clock System Control	I/O Port	Bus	Timer	Communication	Others		
				(MTU3a, GPTa, TPUa, PPG, POE3, CMTW)	(ETHERC, ECATC <sup>*1</sup> , SCIFA, RSPIa, RIICa, RSCAN, SPIBSC, USB)	(SSI, DSMIF)	Interrupt	S12ADC
F3		P85			CLKOUT25M0 / TXD4 / SCK4 / USB_VBUSEN		IRQ5	
F5		PU4		TIOCC9	MII2_MDC / CTS3#			
F8		PL3		TIOCA7	ETH2_RXD0			
F9		PL1		TIOCB10	ETH2_TXC			
F10		PK5		TIOCB8	ETH2_RXD1			
F11		PK4		TIOCB11	ETH2_TXER / MOSI2_BLUE			
F12		P55	A24		ETHSWSECOUT		IRQ5	
F13		P50	CS1#		PHYLINK0		IRQ8	
F14		PD3			PHYRESETOUT2#			AN111
F15		PK2	A23					
F16		P90	RAS#	TIOCA5	TXD4			AN100
F18		P92	CS5#	TOC3	RXD2			AN102
F19		P91	CAS#		TXD2			AN101
F20		P12		MTIOC4B / GTIOC2A				
G1		PU6		TCLKF	PHYRESETOUT# / CTS4#			
G2		PC5		TCLKG	CATI2CDATA / SDA0			
G3	VCCQ33							
G5		PU5		TIOCC6	MII2_MDIO / RTS3#		IRQ13	
G6		PM0			CLKOUT25M2 / TXD4			
G15		PK3	A24					
G16		PA7	D31 / A22	MTIOC6B / GTIOC3B	RTS2#	MCLK0	IRQ7	
G18		PA4	D28 / TEND2	TIOCA3	ETH1_INT / RXD2	MDAT1		ADTRG0
G19		PA3	D27 / DACK2	GTETRG / TIOCA2	ETHSWSECOUT / SCK2	MCLK2		
G20		P11		MTIOC4D / GTIOC2B			IRQ9	
H1		PU7			CATIRQ / RXD4			
H2		PM1			CATLEDERR / SCK4			
H3		P35					NMI	
H5	ERROROUT							
H6	VCCQ33							
H8	VDD							
H9	VDD							
H10	VDD							
H11	VDD							
H12	VDD							
H13	VSS							

**Table 1.7 List of Pin and Pin Functions (320-Pin FBGA) (5 / 10)**

Pin Number	Power Supply Clock System Control	I/O Port	Bus	Timer	Communication	Others		
				(MTU3a, GPTa, TPUa, PPG, POE3, CMTW)	(ETHERC, ECATC <sup>*1</sup> , SCIFA, RSPIa, RIICa, RSCAN, SPIBSC, USB)	(SSI, DSMIF)	Interrupt	S12ADC
H15		PA6	D30 / A21	GTOC3A	CTS2#	MDAT0	IRQ6	
H16		PA5	D29	TIOCA4	ETH0_INT / ETH1_TXER / TXD2	MCLK1		
H18		PA2	D26 / DREQ2	MTIOC3B / GTOC0A	SSL02	MDAT2		
H19		PK0	CAS#	PO31				
H20		PK1	CS5#					
J1		PM6		PO19	CATLINKACT0		IRQ6	
J2		PM3		PO16	CATSYNC0 / CATLATCH0			
J3		PM2		TCLKE	CATSYNC1 / CATLATCH1 / RTS4#			
J5	TDO	P33						
J6	TRST#							
J8	VDD							
J9	VSS							
J10	VSS							
J11	VSS							
J12	VSS							
J13	VDD							
J15	VCCQ33							
J16	TRACEDATA7	PA1	D25	MTIOC3D / GTOC0B	MISO0	AUDIO_CLK / MCLK3		
J18	TRACEDATA6	PA0	D24	MTIOC4A / GTOC1A	MOSI0_RED	MDAT3		
J19		PT7	A22 / DACK2					
J20		PT6	A21 / DREQ2					
K1		PM7		PO20	CATLINKACT1			
K2		PM5		PO18	CATLEDSTER			
K3		PM4		PO17	CATLEDRUN			
K5	TDI	P34						
K6	PLLVDD1							
K8	VDD							
K9	VSS							
K10	VSS							
K11	VSS							
K12	VSS							
K13	VDD							
K15	VSS							
K16	TRACEDATA5	P77	D23	MTIOC4C / GTOC1B	RSPCK0			
K18	TRACEDATA4	P76	D22	MTIOC4B / GTOC2A	SSL01	SSIWS0		

**Table 1.7 List of Pin and Pin Functions (320-Pin FBGA) (6 / 10)**

Pin Number	Power Supply Clock System Control	I/O Port	Bus	Timer	Communication	Others		
				(MTU3a, GPTa, TPUs, PPG, POE3, CMTW)	(ETHERC, ECATC <sup>1</sup> , SCIFA, RSPIa, RIICa, RSCAN, SPIBSC, USB)	(SSI, DSMIF)	Interrupt	S12ADC
K19	TRACEDATA3	P75	D21	MTIOC4D / GTIOC2B	SSL00		IRQ13	
K20		PT5	BS# / TEND2	PO30				
L1	MD1							
L2	MD2							
L3	TMS							
L5	TCK							
L6	PLLVSS1							
L8	VDD							
L9	VSS							
L10	VSS							
L11	VSS							
L12	VSS							
L13	VDD							
L15	VSS							
L16	TRACEDATA7	PE7	D15	MTIOC7A / TIOCD3 / POE8#	SCK1 / RSPCK0			
L18	TRACEDATA0	P72	D18	MTIOC1A / TIC2	TXD1	SSITXD0		
L19	TRACEDATA1	P73	D19	MTCLKB	RXD1	SSIRXD0	IRQ3	
L20	TRACEDATA2	P74	D20	MTCLKA	CTS1# / SSL03	SSISCK0		
M1	XTAL							
M2	EXTAL							
M3	OSCTH							
M5	BSCANP							
M6	PLLVDD0							
M8	VDD							
M9	VSS							
M10	VSS							
M11	VSS							
M12	VSS							
M13	VDD							
M15	VCCQ33							
M16	TRACEDATA6	PE6	D14	MTIOC0A / TIOCD0	RXD1 / MISO0		IRQ6	
M18	TRACECLK	P70	D16	MTIOC6D	RTS1# / USB_OVRCUR		IRQ0	
M19		PT4	CS3#	PO29				
M20	TRACECTL	P71	D17 / D7	POE0# / POE10# / TOC2	SCK1			
N1	VSS							
N2	MD0							
N3	RSTOUT#							
N5	RES#							
N6	PLLVSS0							

**Table 1.7 List of Pin and Pin Functions (320-Pin FBGA) (7 / 10)**

Pin Number	Power Supply Clock System Control	I/O Port	Bus	Timer	Communication	Others
				(MTU3a, GPTa, TPUa, PPG, POE3, CMTW)	(ETHERC, ECATC <sup>1</sup> , SCIFA, RSPIa, RIICa, RSCAN, SPIBSC, USB)	(SSI, DSMIF) Interrupt S12ADC
N8	VDD					
N9	VSS					
N10	VDD					
N11	VDD					
N12	VDD					
N13	VDD					
N15	TRACEDATA2	PE2	D10	MTCLKC / TIOCB4	SSL02	IRQ2
N16	TRACEDATA4	PE4	D12	MTIOC0B / TIOCC0	RTS1# / SSL00	
N18	TRACEDATA5	PE5	D13	MTIOC0C / TIOCC3	TXD1 / MOSI0_BLUE	
N19		PT2		TIOCA1 / TIOCB1 / PO27		
N20		PT3		TIOCA0 / TIOCB0 / PO28	CTS2#	IRQ11
P1	VSS_USB					
P2	VDD33_USB					
P3	USB_RREF					
P5		P31			USB_VBUSEN	
P6	VCCQ33					
P15		P06	D6	MTIOC2B / TIOCB0		
P16		P07	D7	MTIOC2A / TIOCB1		
P18	TRACEDATA3	PE3	D11	MTIOC0D / TIOCB5	CTS1# / SSL01	IRQ3
P19		PT0	REFOUT#/ IRQOUT#	TIOCA3 / TIOCB3 / PO25	SCK2	IRQ0
P20		PT1		TIOCA2 / TIOCB2 / PO26	RTS2#	
R1	USB_DP					
R2	USB_DM					
R3		P30			CRXD0 / USB_VBUSIN	
R5		PN0		MTIOC8D	SSL10	
R6		PN2		MTIOC8B	MOSI1_BLUE	IRQ10
R7		PG0	A1	PO2		
R8		PG2	A3 / WE0#/ DQMLL	PO4 / TOC0	RSPCK1	
R9		PG7	A8	PO9		
R10		PH2	A11	MTIOC2A / PO12		
R11		PH4	A13	PO14		IRQ4
R12		PH6	A15	MTIOC7D	RTS0#	
R13		P23	A0 / DACK1	MTIC5U	TXD0	
R14		P27	A20 / D4	MTIOC8C / TIOCB0	RTS0#	
R15		P47	WE3#/ DQMUU/ AH#	MTIOC6C		
R16	VCCQ33					
R18	VCCQ33					

**Table 1.7 List of Pin and Pin Functions (320-Pin FBGA) (8 / 10)**

Pin Number	Power Supply Clock System Control	I/O Port	Bus	Timer	Communication	Others		
				(MTU3a, GPTa, TPUa, PPG, POE3, CMTW)	(ETHERC, ECATC <sup>1</sup> , SCIFA, RSPIa, RIICa, RSCAN, SPIBSC, USB)	(SSI, DSMIF)	Interrupt	S12ADC
R19		PS6	BREQ#	TIOCA5 / TIOCB5 / PO23	RXD2		IRQ14	
R20		PS7	BACK#	TIOCA4 / TIOCB4 / PO24	TXD2			
T1	DVDD_USB							
T3	P32				USB_OVRCUR		IRQ10	
T5	PC6	DREQ0	TCLKC		SCL1 / CRXD0 / USB_VBUSIN			
T6	P37	WE1#/ DQMLU	PO1					
T7	P36	WE0#/ DQMLL	PO0					
T8	PG3	A4 / A1	PO5 / TIC1		MISO1			
T9	PG6	A7 / D3	TCLKB / PO8		SSL11			
T10	PH3	A12	MTIOC1B / PO13					
T11	VCCQ33							
T12	PH5	A14	PO15					
T14	P26	A19 / DREQ1	MTIOC8D					
T19	TRACEDATA0	PE0	D8	MTIOC1B / TIOCB2				
T20	TRACEDATA1	PE1	D9	MTCLKD / TIOCB3	SSL03			
U1	P60	TEND0			CTXD0 / SPBSSL			
U2	P63				SPBMO/SPBIO0			
U3	PN1		MTIOC8C / PO21	MISO1				
U18	TRACECTL	P00	D0	MTIOC6A / TIOCA1			ADTRG1	
U19	P04	D4	MTIOC3C / TIOCA5					
U20	P03	D3	MTIC5U / TIOCA4					
V1	P61	DACK0		CTXD1 / SPBIO3				
V2	P64			SPBMO/SPBIO1				
V3	PN3		MTIOC8A	RSPCK1				
V4	PN4		MTIOC6C / TIOCC6	SSL11		IRQ12		
V5	PC7		TIC0	SDA1 / CRXD1				
V6	PG1	A2	PO3					
V7	PG4	A5 / D1	PO6 / TOC1	MOSI1_RED				
V8	PG5	A6 / D2	TCLKA / PO7	SSL10				
V9	PH0	A9	PO10					
V10	PH1	A10	MTIOC2B / PO11					
V11	PH7	A16	MTIC5W					
V12	P20	A17	MTCLKD					
V13	P21	CS0#	MTIC5V / TIOCB1	CTS0#		IRQ1		
V15	P45	CS2#						
V16	P46	CKE						
V17	PS2		MTIOC7C		SSIWS0			
V18	P05	D5	MTIOC3A					
V19	P01	D1	MTIC5W / TIOCA2					

**Table 1.7 List of Pin and Pin Functions (320-Pin FBGA) (9 / 10)**

Pin Number	Power Supply Clock System Control	I/O Port	Bus	Timer	Communication	Others		
				(MTU3a, GPTa, TPUs, PPG, POE3, CMTW)	(ETHERC, ECATC <sup>*1</sup> , SCIFA, RSPIa, RIICa, RSCAN, SPIBSC, USB)	(SSI, DSMIF)	Interrupt	S12ADC
V20		P02	D2	MTIC5V / TIOCA3				
W1		P62			SPBCLK			
W2		P65	DREQ0		SPBIO2			
W3		PN5		MTIOC6A / TIOCD9			IRQ5	
W4		PN6		MTIOC3C / TIOCC9		MCLK3		
W5		PP0	TEND0	POE8#		MCLK2		
W6		PP2		MTIOC0C / TCLKH		MCLK1		
W7		PP4		MTIOC0A		MCLK0		
W8	TRACECTL	PP6		TIOCA11	RXD1			
W9	TRACECLK	PP7	DACK1	TCLKF / TCLKH	SCK1			
W10	TRACEDATA1	PR1	TEND1	POE4#	CTS1#		IRQ9	
W11	TRACEDATA3	PR3		TIOCA10 / TIOCB10				
W12	TRACEDATA5	PR5		TIOCA8 / TIOCB8				
W13		P24	RD/WR#		RXD0		IRQ12	
W14		P22	RD#	MTIOC7B / TIOCD0	SCK0		IRQ2	
W15		P44	WAIT#	TCLKD	CTS0#		IRQ12	ADTRG0
W16		P43	WE2#/ DQMUL	MTIOC8B	USB_VBUSEN			
W17		PS1		MTIOC7B		SSISCK0	IRQ1	
W18		PS3		MTIOC7A		SSIRXD0		
W19		PS4		MTIOC6D		SSITXD0		
W20		PS5		MTIOC6B				
Y1	VSS							
Y2		P67	TEND0	GTIOC3B	CTXD0 / USB_OVRCUR		IRQ15	
Y3		P66	DACK0	GTIOC3A	CTXD1 / USB_VBUSEN		IRQ14	
Y4		PN7	DREQ0	MTIOC3A / TIOCD6		MDAT3		
Y5		PP1	DACK0	MTIOC0D		MDAT2		
Y6		PP3		MTIOC0B / TCLKC		MDAT1		
Y7		PP5		PO22		MDATO		
Y8	VSS							
Y9	TRACEDATA0	PRO	DREQ1	TCLKE / TCLKG	TXD1			
Y10	TRACEDATA2	PR2		TIOCA11 / TIOCB11	RTS1#			
Y11	TRACEDATA4	PR4		TIOCA9 / TIOCB9				
Y12	TRACEDATA6	PR6		TIOCA7 / TIOCB7				
Y13	TRACEDATA7	PR7		TIOCA6 / TIOCB6				
Y14		P25	A18 / TEND1	MTCLKC				
Y15		P41	BS#		SCK0			
Y16		P42	D5	MTIOC7C	RXD0			
Y17		P40	D6	MTIOC8A	TXD0			
Y18		PS0		MTIOC7D		AUDIO_CLK		
Y19	TRACECLK	P10	CKIO	TIOCA0			IRQ0	

**Table 1.7 List of Pin and Pin Functions (320-Pin FBGA) (10 / 10)**

Pin Number	Power Supply Clock System Control	I/O Port	Bus	Timer	Communication	Others
320-Pin FBGA	(MTU3a, GPTa, TPUa, PPG, POE3, CMTW)				(ETHERC, ECATC <sup>*1</sup> , SCIFA, RSPIa, RIICa, RSCAN, SPIBSC, USB)	(SSI, DSMIF) Interrupt S12ADC
Y20	VSS					

Note 1. Only included in products incorporating an R-IN engine

**Table 1.8 List of Pin and Pin Functions (176-Pin HLQFP) (1 / 6)**

Pin Number	System Control	I/O Port	Bus	Timer	Communication	Others
Power Supply Clock				(MTU3a, GPTa, TPUa, PPG, POE3, CMTW)	(ETHERC, ECATC <sup>*1</sup> , SCIFA, RSPIa, RIICa, RSCAN, SPIBSC, USB)	
176-Pin HLQFP	System Control	I/O Port	Bus			(SSI, DSMIF) Interrupt S12ADC
1		PC3			ETH0_RXC / ETH0_RXDV / CATI2CCLK / RXD4 / SCL0 / CRXD1	
2	VCCQ33					
3	VSS					
4	VDD					
5		P82		TIOCD3	ETH0_TXEN / ETH1_CRS / SCK4 / RTS3# / USB_OVRCUR	
6		P85			CLKOUT25M0 / TXD4 / SCK4 / USB_VBUSEN	IRQ5
7	ERROROUT					
8		P35				NMI
9	TRST#					
10	TDO	P33				
11	TDI	P34				
12	TMS					
13	TCK					
14	BSCANP					
15	VDD					
16	VSS					
17	MD2					
18	MD1					
19	PLLVDD1					
20	PLLVSS1					
21	OSCTH					
22	VCCQ33					
23	EXTAL					
24	XTAL					
25	VSS					
26	MD0					
27	PLLVDD0					
28	PLLVSS0					
29	RES#					
30	RSTOUT#					
31	VDD					
32	VSS					
33	VDD33_USB					
34	VSS_USB					

**Table 1.8 List of Pin and Pin Functions (176-Pin HLQFP) (2 / 6)**

Pin Number	Power Supply Clock System Control	I/O Port	Bus	Timer	Communication	Others	
				(MTU3a, GPTa, TPUa, PPG, POE3, CMTW)	(ETHERC, ECATC*, SCIFA, RSPiA, RIICa, RSCAN, SPIBSC, USB)	(SSI, DSMIF)	Interrupt S12ADC
35	USB_RREF						
36	USB_DM						
37	USB_DP						
38	VDD33_USB						
39	DVDD_USB						
40	P30				CRXD0 / USB_VBUSIN		
41	P60	TEND0			CTXD0 / SPBSSL		
42	P61	DACK0			CTXD1 / SPBIO3		
43	VCCQ33						
44	P62				SPBCLK		
45	VSS						
46	P63				SPBMO/SPBIO0		
47	P64				SPBMI/SPBIO1		
48	P65	DREQ0			SPBIO2		
49	VSS						
50	VDD						
51	P36	WE0#/ DQMLL		PO0			
52	P37	WE1#/ DQMLU		PO1			
53	PG0	A1	PO2				
54	PG1	A2	PO3				
55	VCCQ33						
56	PG2	A3 / WE0#/ DQMLL	PO4 / TOC0	RSPCK1			
57	PG3	A4 / A1	PO5 / TIC1	MISO1			
58	PG4	A5 / D1	PO6 / TOC1	MOSI1_RED			
59	PG5	A6 / D2	TCLKA / PO7	SSL10			
60	PG6	A7 / D3	TCLKB / PO8	SSL11			
61	PG7	A8	PO9				
62	PH0	A9	PO10				
63	PH1	A10	MTIOC2B / PO11				
64	PH2	A11	MTIOC2A / PO12				
65	PH3	A12	MTIOC1B / PO13				
66	VDD						
67	VSS						
68	PH4	A13	PO14		IRQ4		
69	PH5	A14	PO15				
70	PH6	A15	MTIOC7D	RTS0#			
71	PH7	A16	MTIC5W				
72	P24	RD/WR#		RXD0		IRQ12	

**Table 1.8 List of Pin and Pin Functions (176-Pin HLQFP) (3 / 6)**

Pin Number	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU3a, GPTa, TPUa, PPG, POE3, CMTW)	Communication (ETHERC, ECATC*, SCIFA, RSPIa, RIICa, RSCAN, SPIBSC, USB)	Others		
						(SSI, DSMIF)	Interrupt	S12ADC
73		P21	CS0#	MTIC5V / TIOCB1	CTS0#		IRQ1	
74		P22	RD#	MTIOC7B / TIOCD0	SCK0		IRQ2	
75		P23	A0 / DACK1	MTIC5U	TXD0			
76		P20	A17	MTCLKD				
77		P25	A18 / TEND1	MTCLKC				
78		P26	A19 / DREQ1	MTIOC8D				
79		P27	A20 / D4	MTIOC8C / TIOCB0	RTS0#			
80	VDD							
81	VSS							
82		P42	D5	MTIOC7C	RXD0			
83		P40	D6	MTIOC8A	TXD0			
84		P43	WE2#/ DQMUL	MTIOC8B	USB_VBUSEN			
85		P47	WE3#/ DQMUU/AH#	MTIOC6C				
86	VCCQ33							
87	TRACECLK	P10	CKIO	TIOCA0			IRQ0	
88	VSS							
89	TRACECTL	P00	D0	MTIOC6A / TIOCA1				ADTRG1
90		P01	D1	MTIC5W / TIOCA2				
91		P02	D2	MTIC5V / TIOCA3				
92	VCCQ33							
93		P03	D3	MTIC5U / TIOCA4				
94		P04	D4	MTIOC3C / TIOCA5				
95		P05	D5	MTIOC3A				
96		P06	D6	MTIOC2B / TIOCB0				
97		P07	D7	MTIOC2A / TIOCB1				
98	TRACEDATA 0	PE0	D8	MTIOC1B / TIOCB2				
99	TRACEDATA 1	PE1	D9	MTCLKD / TIOCB3	SSL03			
100	VSS							
101	TRACEDATA 2	PE2	D10	MTCLKC / TIOCB4	SSL02		IRQ2	
102	TRACEDATA 3	PE3	D11	MTIOC0D / TIOCB5	CTS1# / SSL01		IRQ3	
103	TRACEDATA 4	PE4	D12	MTIOC0B / TIOCC0	RTS1# / SSL00			

**Table 1.8 List of Pin and Pin Functions (176-Pin HLQFP) (4 / 6)**

Pin Number	Power Supply Clock System Control	I/O Port	Bus	Timer	Communication	Others	
				(MTU3a, GPTa, TPUa, PPG, POE3, CMTW)	(ETHERC, ECATC*, SCIFA, RSPiA, RIICa, RSCAN, SPIBSC, USB)	(SSI, DSMIF)	Interrupt S12ADC
104	TRACEDATA 5	PE5	D13	MTIOC0C / TIOCC3	TXD1 / MOSI0_BLUE		
105	TRACEDATA 6	PE6	D14	MTIOC0A / TIOCD0	RXD1 / MISO0	IRQ6	
106	TRACEDATA 7	PE7	D15	MTIOC7A / TIOCD3 / POE8#	SCK1 / RSPCK0		
107	VSS						
108	VDD						
109	TRACECLK	P70	D16	MTIOC6D	RTS1# / USB_OVRCUR	IRQ0	
110	TRACECTL	P71	D17 / D7	POE0# / POE10# / TOC2	SCK1		
111	TRACEDATA 0	P72	D18	MTIOC1A / TIC2	TXD1	SSITXD0	
112	TRACEDATA 1	P73	D19	MTCLKB	RXD1	SSIRXD0	IRQ3
113	TRACEDATA 2	P74	D20	MTCLKA	CTS1# / SSL03	SSISCK0	
114	TRACEDATA 3	P75	D21	MTIOC4D / GTIOC2B	SSL00		IRQ13
115	TRACEDATA 4	P76	D22	MTIOC4B / GTIOC2A	SSL01	SSIWS0	
116	TRACEDATA 5	P77	D23	MTIOC4C / GTIOC1B	RSPCK0		
117	TRACEDATA 6	PA0	D24	MTIOC4A / GTIOC1A	MOSI0_RED	MDAT3	
118	TRACEDATA 7	PA1	D25	MTIOC3D / GTIOC0B	MISO0	AUDIO_CLK / MCLK3	
119	VSS						
120	VDD						
121		PA2	D26 / DREQ2	MTIOC3B / GTIOC0A	SSL02	MDAT2	
122		PA3	D27 / DACK2	GTETRG / TIOCA2	ETHSWSECOUT / SCK2	MCLK2	
123		PA4	D28 / TEND2	TIOCA3	ETH1_INT / RXD2	MDAT1	ADTRG0
124		PA5	D29	TIOCA4	ETH0_INT / ETH1_TXER / TXD2	MCLK1	
125		PA6	D30 / A21	GTIOC3A	CTS2#	MDAT0	IRQ6
126	VCCQ33						
127		PA7	D31 / A22	MTIOC6B / GTIOC3B	RTS2#	MCLK0	IRQ7
128	VDD						
129	VSS						
130		P13	RAS#	MTIOC4C / GTIOC1B			

**Table 1.8 List of Pin and Pin Functions (176-Pin HLQFP) (5 / 6)**

Pin Number	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU3a, GPTa, TPUa, PPG, POE3, CMTW)	Communication		Others (SSI, DSMIF) Interrupt S12ADC
					Others	(ETHERC, ECATC*, SCIFA, RSPiA, RIICa, RSCAN, SPIBSC, USB)	
131		P14	CAS#	MTIOC4A / GTIOC1A			
132		P15	CS3# / CKE	MTIOC3D / GTIOC0B			
133		P16	CS4# / CS2#	MTIOC3B / GTIOC0A			
134		P17	CS5#		ETH1_TXER / PHYRESETOUT#		ADTRG0
135	VCCQ33						
136	VREFH0						
137	VREFL0						
138	AVSS0						
139	AVCC0						
140							AN000
141							AN001
142							AN002
143							AN003
144							AN004
145							AN005
146							AN006
147							AN007
148	VDD						
149	VSS						
150		P51			PHYLINK1 / RSPCK2		IRQ1
151		P54			CLKOUT25M1 / MOSI2_RED		
152		P56	BS#		ETH1_TXER		
153		PD5	A21	TIC0	ETH1_RXD3 / ETH0_RXD0 / SSL20	MCLK3	
154		PD6	A22	TIC1	ETH1_RXD2 / ETH0_RXD1 / MISO2	MCLK2	
155		PD7		MTIOC4D / GTIOC2B / TOC0	ETH1_RXD1		
156		P86		MTIOC4B / GTIOC2A / TOC1	ETH1_RXD0 / RSPCK2		
157		P87	A23	MTIOC4C / GTIOC1B	ETH1_TXC / ETH0_RXD0	MCLK1	
158		PF5		MTIOC4A / GTIOC1A / TIC2	ETH1_TXEN		
159	VCCQ33						
160	VDD						
161	VSS						

**Table 1.8 List of Pin and Pin Functions (176-Pin HLQFP) (6 / 6)**

Pin Number	Power Supply Clock System Control	I/O Port	Bus	Timer (MTU3a, GPTa, TPUa, PPG, POE3, CMTW)	Communication		Others (SSI, DSMIF) Interrupt S12ADC
					ETHERC, ECATC*, SCIFA, RSPiA, RIICa, RSCAN, SPIBSC, USB)	(ETH1_RXD0, ETH1_RXD1, ETH1_RXD2 / SCL1, ETH1_RXD3 / PHYLINK0 / SDA1, MDAT3, MDAT2, IRQ9, ETH1_RXDV / TIC3, ETH1_RXER / CTS4#, MDAT1, ETH1_RXC / ETH0_RXD1 / CATSYNC1 / CATLATCH1 / SSL30, MCLK0, IRQ3, MDAT0, ETH1_COL / PHYRESETOUT# / TXD3 / CTXD1, ETH1_MDC / SCK3 / RTS4# / MISO3, ETH0_TXC / ETH1_RXD2 / CATI2CDATA / SDA0)	
162		PF6		MTIOC3D / GTIOC0B / TOC2	ETH1_RXD0		
163		PB7		MTIOC3B / GTIOC0A / TOC3	ETH1_RXD1		
164		PC0	WAIT#	GTETRG	ETH1_RXD2 / SCL1	MDAT3	
165		PC1			ETH1_RXD3 / PHYLINK0 / SDA1	MDAT2	IRQ9
166		PB0		MTCLKB/TCLKD	ETH1_RXDV / TIC3		
167		PB1		MTCLKA / TCLKC	ETH1_RXER / CTS4#		
168		PB2		MTIOC1A	ETH1_RXC / ETH0_RXD1 / CATSYNC1 / CATLATCH1 / SSL30	MDAT1	
169	VCCQ33						
170		PB3	CS1#		ETH1_CRS / PHYRESETOUT# / TXD3 / CTXD1	MCLK0	IRQ3
171		PB4	A24		ETH1_COL / PHYRESETOUT# / CATSYNC0 / CATLATCH0 / RXD3 / MOSI3_BLUE	MDAT0	
172		PB5		TCLKB / POE0# / POE10#	ETH_MDIO / CTS3# / RSPCK3		
173	VSS						
174	VDD						
175		PB6		TCLKA	ETH_MDC / SCK3 / RTS4# / MISO3		
176		PC2			ETH0_TXC / ETH1_RXD2 / CATI2CDATA / SDA0		

Note 1. only included in products incorporating an R-IN engine

## General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

### 1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.  
In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.  
In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable.

When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

### 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

- The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.  
Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implants etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.  
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.  
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



### SALES OFFICES

### Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com>" for the latest and detailed information.

**Renesas Electronics America Inc.**  
2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A.  
Tel: +1-408-588-6000, Fax: +1-408-588-6130

**Renesas Electronics Canada Limited**  
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada  
Tel: +1-905-898-5441, Fax: +1-905-898-3220

**Renesas Electronics Europe Limited**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: +44-1628-585-100, Fax: +44-1628-585-900

**Renesas Electronics Europe GmbH**  
Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

**Renesas Electronics (China) Co., Ltd.**  
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

**Renesas Electronics (Shanghai) Co., Ltd.**  
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333  
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

**Renesas Electronics Hong Kong Limited**  
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2265-6688, Fax: +852 2886-9022/9044

**Renesas Electronics Taiwan Co., Ltd.**  
13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan  
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

**Renesas Electronics Singapore Pte. Ltd.**  
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949  
Tel: +65-6213-0200, Fax: +65-6213-0300

**Renesas Electronics Malaysia Sdn.Bhd.**  
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

**Renesas Electronics Korea Co., Ltd.**  
12F, 234 Teheran-ro, Gangnam-Ku, Seoul, 135-920, Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5141