

1M x 4 CMOS Dynamic RAM Fast Page Mode

The MCM54400A is a 0.7μ CMOS high–speed dynamic random access memory. It is organized as 1,048,576 four–bit words and fabricated with CMOS silicon–gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54400A requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300 mil J-lead small outline package (SOJ), and a 300 mil thin-small-outline package (TSOP).

- Three-State Data Output
- Fast Page Mode
- Test Mode
- TTL-Compatible Inputs and Outputs
- BAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM54400A = 16 ms MCM5L4400A = 128 ms
- Fast Access Time (tRAC):

MCM54400A-60 and MCM5L4400A-60 = 60 ns (Max) MCM54400A-70 and MCM5L4400A-70 = 70 ns (Max)

MCM54400A-80 and MCM5L4400A-80 = 80 ns (Max)

· Low Active Power Dissipation:

MCM54400A-60 and MCM5L4400A-60 = 660 mW (Max) MCM54400A-70 and MCM5L4400A-70 = 550 mW (Max) MCM54400A-80 and MCM5L4400A-80 = 468 mW (Max)

· Low Standby Power Dissipation:

MCM54400A and MCM5L400A = 11 mW (Max, TTL Levels) MCM54400A = 5.5 mW (Max, CMOS Levels)

MCM5L4400A = 1.1 mW (Max. CMOS Levels)

MCMSL4400A = 1.1 mvv (Max, CMOS Leveis)

MCM54400A MCM514400A




N PACKAGE 300 MiL SOJ CASE 822-03




T PACKAGE 300 MIL TSOP CASE 892-01

PIN NAMES A0 – A9 Address Input DQ0 – DQ3 Data Input G Output Enable W Read/Write Enable RAS Row Address Strobe CAS Column Address Strobe VCC Power Supply (+ 5 V) VSS Ground



REV 4 10/95



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	- 1 to + 7	V
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	- 1 to + 7	٧
Data Output Current	lout	50	mA
Power Dissipation	PD	700	mW
Operating Temperature Range	TA	0 to + 70	C
Storage Temperature Range	T _{stg}	- 55 to + 150	''C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	S	ymbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)		VCC	4.5	5.0	5.5	٧
		V _{SS}	0	0	0	
Logic High Voltage, All Inputs		VIH	2.4		6.5	٧
Logic Low Voltage, All Inputs		VIL	- 1.0	_	0.8	V

DC CHARACTERISTICS AND SUPPLY CURRENTS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM54400A-60 and MCM5L4400A-60, t _{RC} = 110 ns MCM54400A-70 and MCM5L4400A-70, t _{RC} = 130 ns MCM54400A-80 and MCM5L4400A-80, t _{RC} = 150 ns	¹ CC1	_ _ _	120 100 85	mA	1, 2
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	¹CC2	_	2.0	mA	ļ
V _{CC} Power Supply Current During RAS–Only Refresh Cycles (ĈAŚ = V _{IH}) MCM54400A-60 and MCM5L4400A-60, t _{RC} = 110 ns MCM54400A-70 and MCM5L4400A-70, t _{RC} = 130 ns MCM54400A-80 and MCM5L4400A-80, t _{RC} = 150 ns	ICC3	_ _ _	120 100 85	mA	1, 2
V_{CC} Power Supply Current During Fast Page Mode Cycle ($\overline{R}\overline{A}\overline{S}=V_{IL}$) $MCM54400A-60 \text{ and } MCM5L4400A-60, tp_C=45 \text{ ns}$ $MCM54400A-70 \text{ and } MCM5L4400A-70, tp_C=45 \text{ ns}$ $MCM54400A-80 \text{ and } MCM5L4400A-80, tp_C=50 \text{ ns}$	ICC4	 	70 70 60	mA	1,2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} - 0.2 V) MCM54400A MCM5L4400A	ICC5	_	1.0 200	mA μA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM54400A-60 and MCM5L4400A-60, t _{RC} = 110 ns MCM54400A-70 and MCM5L4400A-70, t _{RC} = 130 ns MCM54400A-80 and MCM5L4400A-80, t _{RC} = 150 ns	ICC6	_ _ _	120 100 85	mA	1
V _{CC} Power Supply Current. Battery Backup Mode — MCM5L4400A Only (t _{PC} = 125 µs; CĀS = CĀS Before RAS Cycling or 0.2 V; G, W = V _{CC} − 0.2 V; A0 − A9 = V _{CC} − 0.2 V or 0.2 V; DQ0 − DQ3 = V _{CC} − 0.2 V or 0.2 V or OPEN; t _{RAS} = Min to 300 ns)	I _{GC7}		300	μА	1,3
Input Leakage Current (0 V ≤ V _{IN} ≤ 6.5 V)	fikg(I)	·- 10	10	μА	
Output Leakage Current (CAS = VIH, 0 V ≤ Vout ≤ 5.5 V)	likg(O)	- 10	10	μА	
Output High Voltage (I _{OH} = - 5 mA)	Vон	2.4	_	٧	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL	_	0.4	V	

NOTES:

- 1. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.

 2. Column address can be changed once or less while RAS = V_{IL} and CAS = V_{IH}.
- 3. thas (max) = 1 \mu s is only applied to refresh of battery-back up. thas (max) = 10 \mu s is applied to functional operating.

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T}_{A} = 25^{\circ}\text{C}, \text{ V}_{CC} = 5 \text{ V, Periodically Sampled Rather Than 100\% Tested)}$

Characteristic	Symbol	Max	Unit
Input Capacitance A0 – A9	C _{in}	5	pF
G, RAS, CAS, W		7	
I/O Capacitance (ĈAŜ = V _{IH} to Disable Output) DQ0 – DQ3	C _{out}	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I \Delta t / \Delta V$

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

-	Symbol					54400A-70 L4400A-70		54400A-80 5L4400A-80		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	110	<u> </u>	130	_	150		ns	5
Read-Write Cycle Time	TRELREL	tRWC	165	_	185		205	-	ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	45	_	45		50		ns	
Fast Page Mode Read-Write Cycle Time	CELCEL	[†] PRWC	95	_	100	_	105	_	ns	
Access Time from RAS	†RELQV	[†] RAC		60	<u> </u>	70	_	80	ns	6, 7
Access Time from ĈAS	†CELQV	†CAC		20	_	20	_	20	ns	6, 8
Access Time from Column Address	tavqv	tAA	_	30	-	35	_	40	ns	6, 9
Access Time from Precharge CAS	†CEHQV	^t CPA	_	40	-	40	_	45	ns	6
CAS to Output in Low-Z	†CELQX	†CLZ	0		0	_	0		ns	6
Output Buffer and Turn-Off Delay	†CEHQZ	tOFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	tΤ	3	50	3	50	3	50	ns	
RAS Precharge Time	^t REHREL	tRP	40	_	50	_	60	_	ns	
RAS Pulse Width	^t RELREH	†RAS	60	10 k	70	10 k	80	10 k	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	†RASP	60	200 k	70	200 k	80	200 k	ns	
RAS Hold Time	CELREH	†RSH	20	_	20	_	20		ns	
CAS Hold Time	†RELCEH	¹ CSH	60		70		80	_	ns	
CAS Precharge to RAS Hold Time	¹ CEHREH	^t RHCP	40	_	40	l –	45		ns	
CAS Pulse Width	[†] CELCEH	†CAS	20	10 k	20	10 k	20	10 k	ns	
RAS to CAS Delay Time	[†] RELCEL	tRCD	20	40	20	50	20	60	ns	11
RAS to Column Address Delay Time	tRELAV	†RAD	15	30	15	35	15	40	ns	12
CAS to RAS Precharge Time	CEHREL	^t CRP	5	_	5	-	5	_	ns	
CAS Precharge Time	¹ CEHCEL	tCP	10	_	10		10	_	ns	
Row Address Setup Time	†AVREL	†ASR	0	_	0	_	0		ns	
Row Address Hold Time	tRELAX	^t RAH	10	_	10	_	10	_	ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0		0	<u> </u>	ns	
Column Address Hold Time	tCELAX	^t CAH	15	_	15	_	15	1 –	ns	
Column Address to RAS Lead Time	†AVREH	†RAL	30		35	_	40	_	ns	

NOTES:

(continued)

- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and $V_{IH})$ in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- 5. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C \leq T_A \leq 70°C) is assured.
- 6. Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at VOH = 2.0 V and $V_{OL} = 0.8 V$.
- Assumes that t_{RCD} ≤ t_{RCD} (max).
- 8. Assumes that t_{RCD} ≥ t_{RCD} (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10. topp (max) and/or tgz (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max), then access time is controlled exclusively by tAA.

READ, WRITE, AND READ-WRITE CYCLES (Continued)


	Symbol			0A-60 00A-60		54400A-70 5L4400A-70		54400A-80 5L4400A-80		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Command Setup Time	tWHCEL	tRCS	0	 	0		0	_	ns	\vdash
Read Command Hold Time Referenced to CAS	†CEHWX	†RCH	0	-	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	[†] REHWX	†RRH	0	-	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	twch	10	_	15	-	15	_	ns	
Write Command Pulse Width	twLwH	twp	10	T	15		15	† <u> </u>	ns	\vdash
Write Command to RAS Lead Time	†WLREH	tRWL	20	<u> </u>	20	<u> </u>	20	_	ns	\vdash
Write Command to CAS Lead Time	[‡] WLCEH	1CWL	20	1 -	20	_	20		ns	\vdash
Data in Setup Time	†DVCEL	tDS	0	<u> </u>	0		0		ns	14
Data in Hold Time	†CELDX	tDH	15		15		15	_	ns	14
Refresh Period MCM54400A MCM5L4400A	¹RVRV	^t RFSH		16 128	_	16 128	_	16 128	ms	
Write Command Setup Time	†WLCEL	twcs	0	_	0	 	0	_	ns	15
CAS to Write Delay	†CELWL	tcwp	50	_	50		50	_	ns	15
RAS to Write Delay	[†] RELWL	tRWD	90	_	100		110		ns	15
Column Address to Write Delay Time	tAVWL	tawd	60		65		70	 	ns	15
CAS Precharge to Write Delay Time (Page Mode)	tCEHWL	tCPWD	70		70		75		ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	5		5		5		ns	
CAS Hold Time for CAS Before RAS Refresh	†RELCEH	[†] CHR	15		15	_	15		ns	
RAS Precharge to CAS Active Time	†REHCEL	†RPC	0	_	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	†CEHCEL	[†] CPT	30	_	40		40		ns	
RAS Hold Time Referenced to G	^t GLREH	†ROH	10	_	10		10		ns	
G Access Time	[†] GLQV	^t GA	_	20	_	20	_	20	ns	
G to Data Delay	¹ GLHDX	†GD	20		20		20		ns	
Output Buffer Turn-Off Delay Time from G	tGHQZ	tGZ	0	20	0	20	0	20	ns	10
G Command Hold Time	†WLGL	t _{GH}	20	_	20		20		ns	
Write Command Setup Time (Test Mode)	†WLREL	twrs	10	_	10	_	10	-	ns	
Write Command Hold Time (Test Mode)	†RELWH	^t WTH	10	_	10	_	10		ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	tWRP	10	_	10	_	10		ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	^t RELWL	†WRH	10	_	10	_	10	_	ns	

NOTES:


13. Either $t_{\mbox{\scriptsize RRH}}$ or $t_{\mbox{\scriptsize RCH}}$ must be satisfied for a read cycle.


^{14.} These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in late write or read–write cycles.


^{15.} twcs. trwb. tcwb. tawb. and tcpwb are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwb ≥ tcwb (min), trwb ≥ trwb (min), tryb ≥ tryb (min), and tcpwb ≥ tcpwb (min) (page mode), the cycle is a read—write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.




EARLY WRITE CYCLE









FAST PAGE MODE EARLY WRITE CYCLE







RAS-ONLY REFRESH CYCLE (W and G are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (G and A0 – A9 are Don't Care)






HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds or 128 milliseconds in case of low power device with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ($\overline{\text{RAS}}$) and column address strobe ($\overline{\text{CAS}}$), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. $\overline{\text{RAS}}$ active transition is followed by $\overline{\text{CAS}}$ active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal RAS signal is available. This gate feature on the external CAS clock enables the internal CAS line as soon as the row address hold time (tRAH) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are three other variations in addressing the 1M x 4 RAM: RAS-only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the \overline{RAS} and \overline{CAS} clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both \overline{CAS} and output enable (\overline{G}) control read access time: \overline{CAS} must be active before or at tRCD maximum and \overline{G} must be active tRAC-tGA (both minimum) after \overline{RAS} active transition to guarantee valid data out (Q) at tRAC (access time from \overline{RAS} active transition). If the tRCD maximum is exceeded and/or \overline{G} active transition does not occur in time, read access time is determined by either the \overline{CAS} or \overline{G} clock active transition (tCAC or tGA).

The $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks must remain active for minimum times of t_{RAS} and t_{CAS} , respectively, to complete the read cycle. $\overline{\text{W}}$ must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ inactive transition, respectively, to maintain the data at that bit location. Once

RAS transitions to inactive, it must remain inactive for a minimum time of tpp to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the CAS and G clocks are active. When either the CAS or G clock transitions to inactive, the output will switch to High–Z (three–state) tope or tgz after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active $(V_{|L})$. Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RAS} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time twcs before \overline{CAS} active transition. Data in (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL}, respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data-out buffers and \overline{G} disabled.

A late write cycle (referred to as \overline{G} -controlled write) occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, (tRCD + tCWD + tRWL+ 2tT) \leq tRAS, ifother timing minimums (tRCD, tRWL, and tT) are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but outputs are switched off by \overline{G} inactive transition, which is required to write to the device. Q may be indeterminate — see note 15 of AC Operating Conditions table. \overline{RAS} and \overline{CAS} must remain active for tRWL and tCWL, respectively, after \overline{W} active transition to complete the write cycle. \overline{G} must remain inactive for tGH after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read–write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for tCWD minimum after the \overline{CAS} active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the 1M x 4 dynamic RAM. Read access time in page mode (ICAC) is typically half the regular RAS clock access time, tRAC. Page mode operation consists of keeping RAS active while toggling CAS between VIH and VIL. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum t_{CP}, while RAS remains low (VI_L). The second CAS active transition while RAS is low initiates the first page mode cycle (tp_C or tp_{RWC}). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP}. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM54400A require refresh every 16 milliseconds, while refresh time for the MCM5L4400A is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54400A, and 124.8 microseconds for the MCM54400A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54400A and 128 milliseconds on the MCM54400A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decodes. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). W must be inactive for time twap before and time twar after RAS active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for tRP and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode entry) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight **CAS** before **RAS** initialization cycles. Test procedure:

- 1. Write 0s into all memory cells with normal write mode.
- Select a column address, read 0 out and write 1 into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read the 1s which were written in step two in normal read mode.
- Using the same starting column address as in step two, read 1 out and write 0 into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read 0s which were written in step tour in normal read mode.
- 6. Repeat steps one to five using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

The internal organization of this device (512K x 8) allows it to be tested as if it were a 512K x 4 DRAM. Nineteen of the twenty addresses are used when operating the device in test mode. Column address A0 is ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0 – B7) in parallel. External data out is determined by the internal test mode logic of

the device. See following truth table and test mode block diagram.

W, CAS before RAS timing puts the device in **Test Mode** as shown in the test mode timing diagram. A CAS before RAS or a RAS—only refresh cycle puts the device back into normal mode. Refresh is performed in test mode by using a W, CAS before RAS refresh cycle which uses internal refresh address counter.

TEST MODE TRUTH TABLE

D	B0, B1	B2, B3	B4, B5	B6, B7	Q
0	0	0	0	0	1 1
_		0			

TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)


READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol		54400A-60 5L4400A-60		54400A-70 5L4400A-70		54400A-80 5L4400A-80			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	115		135	_	155		ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	50	-	50	_	55		ns	
Access Time from RAS	†RELQV	†RAC	_	65	_	75	-	85	ns	6, 7
Access Time from CAS	tCELQV	†CAC	_	25	_	25		25	ns	6, 8
Access Time from Column Address	tavqv	tAA	_	35	_	40	_	45	ns	6, 9
Access Time from Precharge CAS	tCEHQV	^t CPA		45		45	_	50	ns	6
RAS Pulse Width	TRELREH	†RAS	65	10 k	75	10 k	85	10 k	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	†RASP	65	200 k	75	200 k	85	200 k	ns	
RAS Hold Time	†CELREH	trsh	25	-	25	_	25	_	ns	
CAS Hold Time	†RELCEH	tcsh	65	_	75		85		ns	
CAS Precharge to RAS Hold Time	tCEHREH	†RHCP	45	-	45		50		ns	
CAS Pulse Width	†CELCEH	tCAS	25	10 k	25	10 k	25	10 k	ns	
Column Address to RAS Lead Time	¹ AVREH	†RAL	35	-	40	_	45	_	ns	


NOTES:


- 1. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}
- 2. An initial pause of 200 µs is required after power–up followed by 8 FAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0° C ≤ T_A ≤ 70°C) is ensured.
- Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that t_{RCD} ≤ t_{RCD} (max).
- 8. Assumes that t_{RCD} ≥ t_{RCD} (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).

WRITE, CAS BEFORE RAS REFRESH CYCLE (TEST MODE ENTRY) (G and A0 – A9 are Don't Care)




TEST MODE — READ CYCLE ($\overline{G} = Low$)






TEST MODE -- FAST PAGE MODE READ CYCLE (G = Low)



– [†] RASP $_{\overline{\text{RAS}}}\,^{V_{IH}}$ ¹ RHCP - tCRP -1_{RSH} - trcd -tcas-CAS VIH -1 RAL ¹CAH - ^tCAH T RAH ^tCAH ¹ASC ASC t ASC COLUMN ADDRESS COLUMN ADDRESS ROW ADD COLUMN ADDRESS ADDRESSES t RWL -t_{RAD} -- t_{CWL} -1 CWL twcs twcs twcs - twch - twch - twch 1 DS t_{DS} VALID DATA IN VALID DATA IN VALID DATA IN

TEST MODE BLOCK DIAGRAM



ORDERING INFORMATION (Order by Full Part Number)

MCM 54400A or 5L44	A X XX XX
Motorola Memory Prefix	Shipping Method (R2 = Tape and Reel, Blank = Ra for SOJ, and Trays for TSOP)
Fan Number	Speed (60 = 60 ns, 70 = 70 ns, 80 = 80 ns)
	Package (N = 300 mil SOJ, T = 300 mil TSOP)

2

Full Part Numbers — MCM54400AN60 MCM54400AN60R2 MCM54400AT60 MCM54400AT60R2 MCM54400AN70 MCM54400AN70R2 MCM54400AT70 MCM54400AT70R2 MCM54400AN80 MCM54400AN80R2 MCM54400AT80 MCM54400AT80R2 MCM5L4400AN60 MCM5L4400AN60R2 MCM5L4400AT60 MCM5L4400AT60R2 MCM5L4400AN70 MCM5L4400AN70R2 MCM5L4400AT70 MCM5L4400AT70R2 MCM5L4400AT80R2 MCM5L4400AN80 MCM5L4400AN80R2 MCM5L4400AT80