

# MCM94000 MCM9L4000





 W
 Read/Write Input

 CAS8
 Column Address Strobe

 VCC
 Power (+5 V)

 VSS
 Ground

 NC
 No Connection

# 4Mx9 Bit Dynamic Random Access Memory Module

The MCM94000S is a 36M, dynamic random access memory (DRAM) module organized as 4,194,304  $\times$  9 bits. The module is a 30-lead single-in-line memory module (StMM) consisting of nine MCM54100A DRAMs housed in a 20/26 J-lead small outline packages (SOJ) mounted on a substrate along with a 0.22  $\mu F$  (min) decoupling capacitor mounted under each DRAM. The MCM54100A is a CMOS high speed, dynamic random access memory organized as 4,194,304 one-bit words and fabricated with CMOS silicon-gate process technology.

- Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- · Hidden Refresh
- 1024 Cycle Refresh:

MCM94000 = 16 ms

MCM9L4000 = 128 ms

- ullet Consists of Nine 4M imes 1 DRAMs and Nine 0.22  $\mu F$  (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (tpAC)

MCM94000S-80 = 80 ns (Max)

MCM94000S-10 = 100 ns (Max)

• Low Active Power Dissipation:

MCM94000S-80 and MCM9L4000S-80 = 4.95 W (Max)

MCM94000S-10 and MCM9L4000S-10 = 4 21 W (Max) - com

· Low Standby Power Dissipation:


TTL Levels = 99 mW (Max)

CMOS Levels (MCM94000) = 50 mW (Max)

(MCM9L4000) = 20 mW (Max)

- CAS Control for Eight Common I/O Lines
- CAS Control for Separate I/O Pair
- Available in Edge Connector (MCM94000S) or Low Height Pin Connector (MCM94000LH)

# **FUNCTIONAL BLOCK DIAGRAM**



ARSOLUTE MAXIMUM RATING (See Note)

Rating	Symbol	Value	Unit	
Power Supply Voltage	VCC	-1 to +7	٧	
Voltage Relative to VSS for Any Pin Except VCC	V <sub>in</sub> , V <sub>out</sub>	1 to +7	٧	
Data Out Current per DQ Pin	lout	50	mA	
Power Dissipation	PD	5.4	W	
Operating Temperature Range	TA	0 to +70	°C	
Storage Temperature Range	T <sub>sta</sub>	-25 to +125	°C	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

# DC OPERATING CONDITIONS AND CHARACTERISTICS ( $V_{CC} = 5.0 \text{ V} \pm 10\%$ , $T_A = 0 \text{ to } 70^{\circ}\text{C}$ , Unless Otherwise Noted)

### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧	1
	VSS	0	0	0	]	
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	V <sub>IL</sub>	-1.0	_	0.8	٧	1

### **DC CHARACTERISTICS**

Characteristic	Symbol	Min	Max	Unit	Notes	
V <sub>CC</sub> Power Supply Current  MCM94000-80, t <sub>RC</sub> = 150 ns  MCM94000-10, t <sub>RC</sub> = 180 ns	lcc1	<u>-</u>	900 765	mA	2	
V <sub>CC</sub> Power Supply Current (Standby) (RAS=CAS=V <sub>IH</sub> )	ICC2	1	18	mA		
V <sub>CC</sub> Power Supply Current During RAS Only Refresh Cycles  MCM94000-80, † <sub>RC</sub> = 150 ns  MCM94000-10, † <sub>RC</sub> = 180 ns	ССЗ		900 765	mA	2	
V <sub>CC</sub> Power Supply Current During Fast Page Mode Cycle  MCM94000-80, t <sub>PC</sub> = 45 ns  MCM94000-10, t <sub>PC</sub> = 55 ns  DataSheet4U.com	ICC4	_ _	540 450	mA	2	<sub>ita</sub> Sh
V <sub>CC</sub> Power Supply Current (Standby) (RAS = CAS = V <sub>CC</sub> - 0.2 V) MCM94000 MCM9L4000	ICC5	_	9 3.6	mA		
V <sub>CC</sub> Power Supply Current During CAS Before RAS Refresh Cycle  MCM94000-80, t <sub>RC</sub> = 150 ns  MCM94000-10, t <sub>RC</sub> = 180 ns		_	900 765	mA	2	
V <sub>CC</sub> Power Supply Current, Battery Backup Mode—MCM9L4000 Only (t <sub>RC</sub> = 125 μs; CAS = CAS Before RAS Cycling or 0.2 V; W = V <sub>CC</sub> – 0.2 V; DQ = V <sub>CC</sub> – 0.2 V, 0.2 V or Open; A0–A10 = V <sub>CC</sub> – 0.2 V or 0.2 V) t <sub>RAS</sub> = Min to 1 μs		_	4.5	mA		
Input Leakage Current ( $V_{SS} \le V_{in} \le V_{CC}$ )	likg(l)	-90	90	μА		
Output Leakage Current (CAS at Logic 1, V <sub>SS</sub> ≤ V <sub>out</sub> ≤ V <sub>CC</sub> )	l <sub>lkg(O)</sub>	-20	20	μА		
Output High Voltage ( $I_{OH} = -5 \text{ mA}$ )		2.4	_	V		
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)	VOL	_	0.4	V		

### CAPACITANCE (f = 1.0 MHz, T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	A0-A10, W, CAS, RAS	C <sub>in</sub>	60	pF	3
	D8, <del>CAS8</del>		7	pF	3
Input/Output Capacitance	DQ0-DQ7	C <sub>I/O</sub>	15	pF	3
Output Capacitance (CAS = VIH to Disable Output)	Q8	Cout	10	pF	3

### NOTES:

et4U.com

- 1. All voltages referenced to  $V_{SS}$ .
- 2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I\Delta t/\Delta V$ .

www.DataSheet4U.com

DataSheet4U.com

### **AC OPERATING CONDITIONS AND CHARACTERISTICS**

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$ 

# READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

B	Syn	Symbol		MCM94000-80		4000-10	<del>-</del>	
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	†RC	150	_	180	<b> </b>	ns	5
Page Mode Cycle Time	†CELCEL	†PC	50	_	60	T —	ns	-
Access Time from RAS	†RELQV	t <sub>RAC</sub>	_	80	-	100	ns	6, 7
Access Time from CAS	†CELQV	†CAC		20	_	25	ns	6, 8
Access Time from Column Address	t <sub>AVQV</sub>	†AA	_	40	-	50	ns	6, 9
Access Time from Precharge CAS	<sup>1</sup> CEHQV	<sup>†</sup> CPA		45	-	55	ns	6
CAS to Output in Low-Z	tCELQX	tCLZ	0	_	0		ns	6
Output Buffer and Turn-Off Delay	†CEHQZ	<sup>†</sup> OFF	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t <sub>T</sub>	tΤ	3	50	3	50	ns	
RAS Precharge Time	<sup>t</sup> REHREL	t <sub>RP</sub>	60	_	70	_	ns	
RAS Pulse Width	<sup>t</sup> RELREH	t <sub>RAS</sub>	80	10,000	100	10,000	กร	
RAS Pulse Width (Fast Page Mode)	tRELREH	<sup>t</sup> RASP	80	200,000	100	200,000	ns	
RAS Hold Time	†CELREH	<sup>t</sup> RSH	20	_	25	_	ns	
CAS Hold Time	†RELCEH	<sup>t</sup> CSH	80		100		ns	
CAS Pulse Width	†CELCEH	<sup>t</sup> CAS	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	60	25	75	ns	11
RAS to Column Address Delay Time	t <sub>RELAV</sub>	t <sub>RAD</sub>	15	40	20	50	ns	12
CAS to RAS Precharge Time	†CEHREL	<sup>t</sup> CRP	5	_	10	_	ns	
CAS Precharge Time	<sup>t</sup> CEHCEL	tCP	10	_	10	_	ns	
Row Address Setup Time	†AVREL	tasr	0	<u> </u>	0	_	ns	
Row Address Hold Time	trelaxh	eet4 <b>4</b> Appm	10	-	15		ns	Da
Column Address Setup Time	†AVCEL	†ASC	0	_	0	_	ns	عليــــــ
Column Address Hold Time	tCELAX.	†CAH	15	_ 1	20		ns	
Column Address Hold Time Referenced to RAS	†RELAX	<sup>t</sup> AR	60	_	75	_	ns	
Column Address to RAS Lead Time	† <sub>A</sub> VREH	t <sub>RAL</sub>	40	_	50		ns	

(continued)

### NOTES:

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH})$  in a monotonic manner.
- AC measurements t<sub>T</sub> = 5.0 ns.
- The specification for t<sub>RC</sub> (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is assured.
- 6. Measured with a current load equivalent to 2 TTL ( $-200 \,\mu\text{A}$ , +4 mA) loads and 100 pF with the data output trip points set at  $V_{OH}$  = 2.0 V and  $V_{OL} = 0.8 \text{ V}.$
- 7. Assumes that  $t_{RCD} \le t_{RCD}$  (max).
- 8. Assumes that  $t_{RCD} \ge t_{RCD}$  (max).
- 9. Assumes that t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max).
   10. t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RCD</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 12. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified tRAD (max) limit, then access time is controlled exclusively by tAA.

www.DataSheet4U.com

DataSheet4U.com

### **READ AND WRITE CYCLES (Continued)**

Parameter	Symbol		MCM94000-80		MCM94000-10			
	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Read Command Setup Time	†WHCEL	†RCS	0	-	0		ns	
Read Command Hold Time Referenced to CAS	<sup>t</sup> CEHWX	<sup>t</sup> RCH	0		0	_	ns	13
Read Command Hold Time Referenced to RAS	†REHWX	<sup>t</sup> RRH	0	_	0		ns	13
Write Command Hold Time Referenced to CAS	tCELWH_	tWCH	15		20	<u></u>	ns	
Write Command Hold Time Referenced to RAS	<sup>t</sup> RELWH	tWCR	60		75		ns	
Write Command Pulse Width	twLwH	t <sub>WP</sub>	15	_	20		ns	
Write Command to RAS Lead Time	<sup>t</sup> WLREH	tRWL	20	_	25		ns	
Write Command to CAS Lead Time	<sup>1</sup> WLCEH	tCWL	20	_	25		ns	
Data in Setup Time	†DVCEL	t <sub>DS</sub>	0	_	0		ns	14, 15
Data in Hold Time	†CELDX	<sup>t</sup> DH	15		20	<u> </u>	ns	14, 15
Data in Hold Time Referenced to RAS	t <sub>RELDX</sub>	tDHR	60	<del></del>	75		ns	
Refresh Period MCM94000 MCM9L4000	†RVRV	†RFSH	<u> </u>	16 128	<u> </u>	16 128	ms	
Write Command Setup Time	†WLCEL	twcs	0	_	0		ns	15, 16
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	5	_	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	†RELCEH	t <sub>CHR</sub>	15		20		ns	
CAS Precharge to CAS Active Time	†REHCEL	tRPC	0		0	-	ns	
CAS Precharge Time for CAS Before RAS Counter Test	†CEHCEL	t <sub>CPT</sub>	40	_	50		ns	

### NOTES:

- 13. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- 14. These parameters are referenced to CAS leading edge in random write cycles.
- 15. Early write only (twcs ≥ twcs (min)).
- 16. twcs is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate. et4U.com


DataSheet4U.com

DataShe


www.DataSheet4U.com DataSheet4U.com

DataSheet4U.com


# **READ CYCLE**




# **EARLY WRITE CYCLE**




### **FAST PAGE MODE READ CYCLE**




### **FAST PAGE MODE WRITE CYCLE (EARLY WRITE)**




# RAS ONLY REFRESH CYCLE (W and A10 are Don't Care)




# CAS BEFORE RAS REFRESH CYCLE (A0 to A10 are Don't Care)




# HIDDEN REFRESH CYCLE (READ)



# HIDDEN REFRESH CYCLE (WRITE)



# **CAS BEFORE RAS REFRESH COUNTER TEST CYCLE**



### **DEVICE INITIALIZATION**

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with device powered up), a wake up sequence of eight active cycles is necessary to assure proper operation.

### ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ( $\overline{RAS}$ ) and column address strobe ( $\overline{CAS}$ ), into two separate 11-bit address fields. A total of twenty two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 word locations in the device.  $\overline{RAS}$  active transition is followed by  $\overline{CAS}$  active transition (active =  $V_{IL}$ ,  $t_{RCD}$  minimum) for all read or write cycles. The delay between  $\overline{RAS}$  and  $\overline{CAS}$  active transition, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external  $\overline{CAS}$  signal is ignored until an internal  $\overline{RAS}$  signal is available. This "gate" feature on the external  $\overline{CAS}$  clock enables the internal  $\overline{CAS}$  line as soon as the row address hold time (t<sub>RAH</sub>) specification is met (and defines t<sub>RCD</sub> minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the  $\overline{CAS}$  clock.

There are three other variations in addressing the 4M RAM: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

### **READ CYCLE**

et4U.co

The DRAM may be read with two different cycles: "normal" random read cycle, and page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with the  $\overline{RAS}$  and  $\overline{CAS}$  active transitions latching the desired bit location. The write  $(\overline{W})$  input level must be high  $(V_{IH})$ ,  $t_{RCS}$  (minimum) before the  $\overline{CAS}$  active transition, to enable read mode.

Both the  $\overline{RAS}$  and  $\overline{CAS}$  clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. However,  $\overline{CAS}$  must be active before or at  $t_{RCD}$  maximum to guarantee valid data out (DQ) at  $t_{RAC}$  (access time from  $\overline{RAS}$  active transition). If the  $t_{RCD}$  maximum is exceeded, read access time is determined by the  $\overline{CAS}$  clock active transition ( $t_{RAC}$ ).

The RAS and CAS clocks must remain active for a minimum time of tracks and tracks respectively, to complete the read cycle. We must remain high throughout the cycle, and for time track or track after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of track to precharge the internal device circuitry for the next active cycle. DQ is valid, but not latched, as long as the CAS clock is

active. When the  $\overline{\text{CAS}}$  clock transitions to inactive, the output will switch to High Z (three-state).

### WRITE CYCLE

The user can write to the DRAM with two cycles; early write and page mode early write. Early write mode is discussed here, while the page mode write operation is covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of  $\overline{W}$  to active (V<sub>IL</sub>). Minimum active time t<sub>RAS</sub> and t<sub>CAS</sub>, and precharge time t<sub>RP</sub> apply to write mode, as in the read mode.

An early write cycle is characterized by  $\overline{W}$  active transition at minimum time twos before  $\overline{CAS}$  active transition. Data in (DQ) is referenced to  $\overline{CAS}$  in an early write cycle.  $\overline{RAS}$  and  $\overline{CAS}$  clocks must stay active for the and town, respectively, after the start of the early write operation to complete the cycle.

### PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the dynamic RAM. Read access time in page mode ( $t_{CAC}$ ) is typically half the regular  $\overline{RAS}$  clock access time,  $t_{RAC}$ . Page mode operation consists of keeping  $\overline{RAS}$  active while toggling  $\overline{CAS}$  between  $V_{IH}$  and  $V_{IL}$ . The row is latched by  $\overline{RAS}$  active transition, while each  $\overline{CAS}$  active transition allows selection of a new-column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum of top, while RAS remains low (VIL). The second CAS active transition while RAS is low initiates the first page mode cycle (tpc). Either a read or write operation can be perDataSheet4U formed in a page mode cycle, subject to the same conditions here as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tRASP. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

# **REFRESH CYCLES**

The dymanic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each byte must be periodically **refreshed** (recharged) to maintain the correct byte state. Bytes in the MCM94000 require refresh every 16 milliseconds, while refresh time for the MCM9L4000 is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bytes on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM94000, and 124.8 microseconds for the MCM9L4000. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM94000 and 128 milliseconds on the MCM9L4000.

A normal read or write operation to the RAM will refresh all the bytes (4096) associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

### **RAS-Only Refresh**

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

### **CAS** Before **RAS** Refresh


CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

### Hidden Refresh

Hidden refresh allows refresh cycles to occur while main-

taining valid data at the output pin. Holding CAS active the end of a read or write cycle, while RAS cycles inactive for the and back to active, starts the hidden refresh. This is essentially the execution of a CAS before RAS refresh from a cycle in progress (see Figure 1).


- 1. Write "0"s into all memory cells (normal write mode).
- 2. Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- 3. Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- 4. Read "1"s (normal read mode), which were written at step
- 5. Repeat steps 1 to 4 using complement data.



DataSheet4U.com Figure 1. Hidden Refresh Cycle

et4U.com

# ORDERING INFORMATION (Order by Full Part Number)



www.DataSheet4U.com

MCM9L4000S10

MCM9L4000LH10