

MITSUBISHI LSIs

M5M51008BFP,VP,RV,KV,KR-70VL, -10VL, -12VL,-15VL, -70VLL,-10VLL,-12VLL,-15VLL

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

DESCRIPTION

The M5M51008BFP,VP,RV,KV,KR are a 1048576-bit CMOS static RAM organized as 131072-word by 8-bit which are fabricated using high-performance triple polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high density and low power static RAM.

They are low standby current and low operation current and ideal for the battery back-up application.

The M5M51008BFP,VP,KV,KR are packaged in a 32-pin thin small outline package which is a high reliability and high density surface mount device (SMD). Two types of devices are available. M5M51008BVP,KV (normal lead bend type package), M5M51008BRV,KR(reverse lead bend type package). Using both types of devices, it becomes very easy to design a printed circuit board.

FEATURES


Type name	Access time (max)	VCC	Power supply current	
			Active (1MHz) (max)	stand-by (max)
M5M51008BFP,VP,RV,KV,KR- 70VL	70ns	3.3±0.3V	10mA	60µA
M5M51008BFP,VP,RV,KV,KR- 10VL	100ns			
M5M51008BFP,VP,RV,KV,KR- 12VL	120ns	3.0±0.3V	10mA	55µA
M5M51008BFP,VP,RV,KV,KR- 15VL	150ns			
M5M51008BFP,VP,RV,KV,KR- 70VLL	70ns	3.3±0.3V	10mA	12µA
M5M51008BFP,VP,RV,KV,KR- 10VLL	100ns			
M5M51008BFP,VP,RV,KV,KR- 12VLL	120ns	3.0±0.3V	10mA	11µA
M5M51008BFP,VP,RV,KV,KR- 15VLL	150ns			

- Single power supply
- Low stand-by current 0.3 µA (typ.)
- Directly TTL compatible : All inputs and outputs
- Easy memory expansion and power down by \bar{S}_1, S_2
- Data hold on +2V power supply
- Three-state outputs : OR - tie capability
- \bar{OE} prevents data contention in the I/O bus
- Common data I/O
- Package
 - M5M51008BFP 32 pin 525 mil SOP
 - M5M51008BVP,RV 32 pin 8 X 20 mm²TSOP
 - M5M51008BKV,KR 32 pin 8 X 13.4 mm²TSOP


APPLICATION

Small capacity memory units

PIN CONFIGURATION (TOP VIEW)




Outline 32P2M-A



M5M51008BVP,KV

Outline 32P3H-E(VP),32P3K-B(KV)



M5M51008BRV,KR

Outline 32P3H-F(RV),32P3K-C(KR)

NC : NO CONNECTION

FUNCTION

The operation mode of the M5M51008B series are determined by a combination of the device control inputs $\overline{S_1}$, S_2 , \overline{W} and \overline{OE} .

Each mode is summarized in the function table.

A write cycle is executed whenever the low level \overline{W} overlaps with the low level S_1 and the high level S_2 . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of W, S_1 or S_2 , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input \overline{OE} directly controls the output stage. Setting the \overline{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.


A read cycle is executed by setting W at a high level and \overline{OE} at a low level while S_1 and S_2 are in an active state ($S_1=L, S_2=H$).

When setting $\overline{S_1}$ at a high level or S_2 at a low level, the chip are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by $\overline{S_1}$ and S_2 . The power supply current is reduced as low as the stand-by current which is specified as I_{CC3} or I_{CC4} , and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

<u>S₁</u>	<u>S₂</u>	<u>W</u>	<u>OE</u>	Mode	DQ	Icc
X	L	X	X	Non selection	High-impedance	Stand-by
H	X	X	X	Non selection	High-impedance	Stand-by
L	H	L	X	Write	Din	Active
L	H	H	L	Read	Dout	Active
L	H	H	H		High-impedance	Active

BLOCK DIAGRAM



* Pin numbers inside dotted line show those of TSOP

MITSUBISHI LSIs

**M5M51008BFP, VP, RV, KV, KR -70VL, -10VL, -12VL, -15VL,
-70VLL, -10VLL, -12VLL, -15VLL**

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage	With respect to GND	-0.3*~4.6	V
V _I	Input voltage		-0.3*~V _{cc} + 0.3(MAX4.6)	V
V _O	Output voltage		0~V _{cc}	V
P _d	Power dissipation	T _a =25°C	700	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		-65~150	°C

* -3.0V in case of AC (Pulse width ≤ 30ns)

DC ELECTRICAL CHARACTERISTICS (T_a=0~70°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits						Unit	
			-70VL, -70VLL -10VL, -10VLL			-12VL, -12VLL -15VL, -15VLL				
			V _{cc} =3.3±0.3V			V _{cc} =3.0±0.3V				
			Min	Typ	Max	Min	Typ	Max		
V _{IH}	High-level input voltage		2.0		V _{cc} +0.3V	2.0		V _{cc} +0.3V	V	
V _{IL}	Low-level input voltage		-0.3		0.6	-0.3		0.6	V	
V _{OH1}	High-level output voltage 1	I _{OH} = -0.5mA	2.4			2.4			V	
V _{OH2}	High-level output voltage 2	I _{OH} = -0.05mA	V _{cc} -0.5V			V _{cc} -0.5V			V	
V _{OL}	Low-level output voltage	I _{OL} =2mA			0.4			0.4	V	
I _I	Input current	V _I =0~V _{cc}			±1			±1	μA	
I _O	Output current in off-state	S ₁ =V _{IH} or S ₂ =V _{IL} or \overline{OE} =V _{IH} V _O =0~V _{cc}			±1			±1	μA	
I _{CC1}	Active supply current (Min cycle)	S ₁ =V _{IL} , S ₂ =V _{IH} , other inputs=V _{IH} or V _{IL} Output-open(duty 100%)	20	35		15	30		mA	
I _{CC2}	Active supply current (1MHz)		3	10		3	10			
I _{CC3}	Stand-by current	1) S ₂ ≤0.2V ,other inputs =0~V _{cc} 2) S ₁ ≥V _{cc} -0.2V,S ₂ ≥V _{cc} -0.2V other inputs=0~V _{cc}	-L		60			55	μA	
			-LL		12			11		
I _{CC4}	Stand-by current	S ₁ =V _{IH} or S ₂ =V _{IL} , other inputs=0~V _{cc}			0.33			0.33	mA	

* -3.0V in case of AC (Pulse width ≤ 30ns)

CAPACITANCE (T_a=0~70°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _i	Input capacitance	V _i =GND, V _I =25mVrms, f=1MHz			6	pF
C _o	Output capacitance	V _O =GND, V _o =25mVrms, f=1MHz			8	pF

Note 1: Direction for current flowing into an IC is positive (no mark).

2: Typical value is V_{cc} = 5V, T_a = 25°C

MITSUBISHI LSIs

**M5M51008BFP,VP,RV,KV,KR -70VL,-10VL,-12VL,-15VL,
-70VLL,-10VLL,-12VLL,-15VLL**

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

V_{CC} $3.3 \pm 0.3\text{V}$ (FP, VP, RV, KV, KR-70VL, -70VLL, -10VL, -10VLL)
 $3.0 \pm 0.3\text{V}$ (FP, VP, RV, KV, KR-12VL, -12VLL, -15VL, -15VLL)

Input pulse level $V_{IH}=2.2\text{V}$, $V_{IL}=0.4\text{V}$

Input rise and fall time 5ns

Reference level $V_{OH}=V_{OL}=1.5\text{V}$

Output loads Fig.1, $CL=100\text{pF}$ (FP, VP, RV, KV, KR-15VL, -15VLL),
 $CL=30\text{pF}$ (FP, VP, RV, KV, KR-70VL, -10VL, 12VL, -70VLL, -10VLL, 12VLL),
 $CL=5\text{pF}$ (for t_{en} , t_{dis})

Transition is measured $\pm 500\text{mV}$ from steady state voltage. (for t_{en} , t_{dis})




Fig.1 Output load



(2) READ CYCLE

Symbol	Parameter	Limits								Unit	
		-70VL,VLL		-10VL,VLL		-12VL,VLL		-15VL,VLL			
		Min	Max	Min	Max	Min	Max	Min	Max		
t _{CR}	Read cycle time	70		100		120		150		ns	
t _{a(A)}	Address access time		70		100		120		150	ns	
t _{a(S1)}	Chip select 1 access time		70		100		120		150	ns	
t _{a(S2)}	Chip select 2 access time		70		100		120		150	ns	
t _{a(OE)}	Output enable access time		35		50		60		75	ns	
t _{dis(S1)}	Output disable time after S ₁ high		25		35		40		50	ns	
t _{dis(S2)}	Output disable time after S ₂ low		25		35		40		50	ns	
t _{dis(OE)}	Output disable time after OE high		25		35		40		50	ns	
t _{en(S1)}	Output enable time after S ₁ low	10		10		10		10		ns	
t _{en(S2)}	Output enable time after S ₂ high	10		10		10		10		ns	
t _{en(OE)}	Output enable time after OE low	5		5		5		5		ns	
t _{v(A)}	Data valid time after address	10		10		10		10		ns	



(3) WRITE CYCLE

Symbol	Parameter	Limits								Unit	
		-70VL,VLL		-10VL,VLL		-12VL,VLL		-15VL,VLL			
		Min	Max	Min	Max	Min	Max	Min	Max		
t _{cw}	Write cycle time	70		100		120		150		ns	
t _{w(W)}	Write pulse width	55		75		85		100		ns	
t _{su(A)}	Address setup time	0		0		0		0		ns	
t _{su(A-WH)}	Address setup time with respect to W	65		85		100		120		ns	
t _{su(S1)}	Chip select 1 setup time	65		85		100		120		ns	
t _{su(S2)}	Chip select 2 setup time	65		85		100		120		ns	
t _{su(D)}	Data setup time	30		40		45		50		ns	
t _{h(D)}	Data hold time	0		0		0		0		ns	
t _{rec(W)}	Write recovery time	0		0		0		0		ns	
t _{dis(W)}	Output disable time from W low		25		35		40		50	ns	
t _{dis(OE)}	Output disable time from OE high		25		35		40		50	ns	
t _{en(W)}	Output enable time from W high	5		5		5		5		ns	
t _{en(OE)}	Output enable time from OE low	5		5		5		5		ns	

**M5M51008BFP, VP, RV, KV, KR -70VL, -10VL, -12VL, -15VL,
-70VLL, -10VLL, -12VLL, -15VLL**
1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

(4) TIMING DIAGRAMS**Read cycle****Write cycle (W control mode)**

**M5M51008BFP, VP, RV, KV, KR -70VL, -10VL, -12VL, -15VL,
-70VLL, -10VLL, -12VLL, -15VLL**
1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

Write cycle (\bar{S}_1 control mode)**Write cycle (S_2 control mode)**

Note 3: Hatching indicates the state is "don't care".

4: Writing is executed while S_2 high overlaps \bar{S}_1 and \bar{W} low.

5: When the falling edge of \bar{W} is simultaneously or prior to the falling edge of \bar{S}_1 or rising edge of S_2 , the outputs are maintained in the high impedance state.

6: Don't apply inverted phase signal externally when DQ pin is output mode.

M5M51008BFP, VP, RV, KV, KR -70VL, -10VL, -12VL, -15VL, -70VLL, -10VLL, -12VLL, -15VLL



1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

POWER DOWN CHARACTERISTICS**(1) ELECTRICAL CHARACTERISTICS** ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{CC} (PD)	Power down supply voltage		2			V
V _I (S ₁)	Chip select input S ₁		2.0			V
V _I (S ₂)	Chip select input S ₂	2.7V ≤ V _{CC} (PD) V _{CC} (PD) < 2.7V			0.6 0.2	V
I _{CC} (PD)	Power down supply current	V _{CC} = 3V 1) S ₂ ≤ 0.2V, other inputs = 0 ~ V _{CC} 2) S ₁ ≥ V _{CC} -0.2V, S ₂ ≥ V _{CC} -0.2V, other inputs = 0 ~ V _{CC}	-L		50	μA
			-LL	0.3	10 (Note 7)	

Note7: I_{CC} (PD) = 1 μA in case of $T_a = 25^\circ\text{C}$ **(2) TIMING REQUIREMENTS** ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{su} (PD)	Power down setup time		0			ns
t _{rec} (PD)	Power down recovery time		5			ms

(3) POWER DOWN CHARACTERISTICS**S₁ control mode****S₂ control mode**

*Note 2.7V(-12VL,-12VLL,-15VL,-15VLL)