H8S/2237 Series,

H8S/2237, H8S/2235, H8S/2233

H8S/2227 Series

H8S/2227, H8S/2225, H8S/2223

Hardware Manual

HITACHI

ADE-602-154A Rev. 2.0 12/15/98 Hitachi Ltd.



Preface

The H8S/2237 Series and H8S/2227 Series are series of high-performance microcontrollers with a 32-bit H8S/2000 CPU core, and a set of on-chip supporting functions required for system configuration.

The H8S/2000 CPU can execute basic instructions in one state, and is provided with sixteen 16-bit general registers with a 32-bit internal configuration, and a concise and optimized instruction set. The CPU can handle a 16-Mbyte linear address space (architecturally 4 Gbytes). Programs based on the high-level language C can also be run efficiently.

The address space is divided into eight areas. The data bus width and access states can be selected for each of these areas, and various kinds of memory can be connected fast and easily.

PROM (ZTAT^{TM*}) and mask ROM versions are available, providing a quick and flexible response to conditions from ramp-up through full-scale volume production, even for applications with frequently changing specifications.

On-chip supporting functions include a 16-bit timer pulse unit (TPU), 8-bit timer unit (TMR), watchdog timer (WDT), serial communication interface (SCI), A/D converter, D/A converter (H8S/2237 Series only), and I/O ports.

In addition, an on-chip data transfer controller (DTC) is provided, enabling high-speed data transfer without CPU intervention.

Use of the H8S/2237 Series or H8S/2227 Series enables compact, high-performance systems to be implemented easily.

This manual describes the hardware of the H8S/2237 Series and H8S/2227 Series. Refer to the *H8S/2600 Series and H8S/2000 Series Programming Manual* for a detailed description of the instruction set.

Note: * ZTAT is a registered trademark of Hitachi, Ltd.

On-Chip Peripheral Functions

Series	H8S/2237 Series	H8S/2227 Series
Product Names	H8S/2237, H8S/2235, H8S/2233	H8S/2227, H8S/2225, H8S/2223
Bus controller (BSC)	(16 bits)	(16 bits)
Data transfer controller (DTC)	Available	Available
16-bit timer pulse unit (TPU)	× 6	× 3
8-bit timer unit (TMR)	× 2	× 2
Watchdog timer (WDT)	× 2	× 2
Serial communication interface (SCI)	× 4	× 3
A/D converter	× 8	× 8
D/A converter	× 2	—
PC break controller	× 2	× 2

Contents

Secti	on 1	Overview	1
1.1	Overvie	ew	1
1.2	Internal	l Block Diagrams	6
1.3	Pin Des	scription	8
	1.3.1	Pin Arrangements	8
	1.3.2	Pin Functions in Each Operating Mode	12
	1.3.3	Pin Functions	20
Casti)	CDU	25
Secti		CPU	25
2.1		ew	25
	2.1.1	Features	25
	2.1.2	Differences between H8S/2600 CPU and H8S/2000 CPU	26
	2.1.3	Differences from H8/300 CPU	27
	2.1.4	Differences from H8/300H CPU	27
2.2		perating Modes	28
2.3		s Space	33
2.4	Registe	r Configuration	34
	2.4.1	Overview	34
	2.4.2	General Registers	35
	2.4.3	Control Registers	36
	2.4.4	Initial Register Values	38
2.5	Data Fo	ormats	39
	2.5.1	General Register Data Formats	39
	2.5.2	Memory Data Formats	41
2.6	Instruct	ion Set	42
	2.6.1	Overview	42
	2.6.2	Instructions and Addressing Modes	43
	2.6.3	Table of Instructions Classified by Function	45
	2.6.4	Basic Instruction Formats	55
	2.6.5	Notes on Use of Bit-Manipulation Instructions	56
2.7	Addres	sing Modes and Effective Address Calculation	56
	2.7.1	Addressing Mode	56
	2.7.2	Effective Address Calculation	59
2.8	Process	ing States	63
	2.8.1	Overview	63
	2.8.2	Reset State	64
	2.8.3	Exception-Handling State	65
	2.8.4	Program Execution State	68
	2.8.5	Bus-Released State	68
	2.0.5	Bus Released State	00

HITACHI

i

	2.8.6	Power-Down State	68
2.9	Basic '	Timing	69
	2.9.1	Overview	69
	2.9.2	On-Chip Memory (ROM, RAM)	69
	2.9.3	On-Chip Supporting Module Access Timing	71
	2.9.4	External Address Space Access Timing	72
Sect	tion 3	MCU Operating Modes	73
3.1	Overv	iew	73
	3.1.1	Operating Mode Selection	73
	3.1.2	Register Configuration	74
3.2	Regist	er Descriptions	74
	3.2.1	Mode Control Register (MDCR)	74
	3.2.2	System Control Register (SYSCR)	75
3.3	Operat	ting Mode Descriptions	77
	3.3.1	Mode 4	77
	3.3.2	Mode 5	77
	3.3.3	Mode 6	78
	3.3.4	Mode 7	78
3.4	Pin Fu	nctions in Each Operating Mode	79
3.5	Addre	ss Map in Each Operating Mode	79
Sect	tion 4	Exception Handling	83
4.1	Overv	iew	83
	4.1.1	Exception Handling Types and Priority	83
	4.1.2	Exception Handling Operation	84
	4.1.3	Exception Sources and Vector Table	84
4.2	Reset.		86
	4.2.1	Overview	86
	4.2.2	Reset Types	86
	4.2.3	Reset Sequence	87
	4.2.4	Interrupts after Reset	89
	4.2.5	State of On-Chip Supporting Modules after Reset Release	89
4.3	Traces		90
4.4		ıpts	91
4.5		nstruction	92
4.6		Status after Exception Handling	93
4.7		on Use of the Stack	94
Sect	tion 5	Interrupt Controller	95
5.1	Overv	iew	95
	5.1.1	Features	95
	5.1.2	Block Diagram	96
ii			

5.1.4Register Configuration975.2Register Descriptions985.2.1System Control Register (SYSCR)985.2.2Interrupt Priority Registers A to K, O (IPRA to IPRK, IRPO)995.2.3IRQ Enable Register (IER)1005.2.4IRQ Sense Control Registers H and L (ISCRH, ISCRL)1015.2.5IRQ Status Register (ISR)1025.3Interrupt Sources1035.3.1External Interrupts1035.3.2Interrupt Reception Handling Vector Table1045.4Interrupt Operation1085.4.1Interrupt Control Modes and Interrupt Operation108
5.2.1System Control Register (SYSCR)
5.2.2Interrupt Priority Registers A to K, O (IPRA to IPRK, IRPO)995.2.3IRQ Enable Register (IER)1005.2.4IRQ Sense Control Registers H and L (ISCRH, ISCRL)1015.2.5IRQ Status Register (ISR)1025.3Interrupt Sources1035.3.1External Interrupts1035.3.2Internal Interrupts1045.3.3Interrupt Exception Handling Vector Table1045.4Interrupt Operation108
5.2.3IRQ Enable Register (IER)1005.2.4IRQ Sense Control Registers H and L (ISCRH, ISCRL)1015.2.5IRQ Status Register (ISR)1025.3Interrupt Sources1035.3.1External Interrupts1035.3.2Interrupt Exception Handling Vector Table1045.4Interrupt Operation108
5.2.4IRQ Sense Control Registers H and L (ISCRH, ISCRL)1015.2.5IRQ Status Register (ISR)1025.3Interrupt Sources1035.3.1External Interrupts1035.3.2Internal Interrupts1045.3.3Interrupt Exception Handling Vector Table1045.4Interrupt Operation108
5.2.5IRQ Status Register (ISR)1025.3Interrupt Sources1035.3.1External Interrupts1035.3.2Internal Interrupts1045.3.3Interrupt Exception Handling Vector Table1045.4Interrupt Operation108
5.3Interrupt Sources1035.3.1External Interrupts1035.3.2Internal Interrupts1045.3.3Interrupt Exception Handling Vector Table1045.4Interrupt Operation108
5.3.1External Interrupts1035.3.2Internal Interrupts1045.3.3Interrupt Exception Handling Vector Table1045.4Interrupt Operation108
5.3.2Internal Interrupts1045.3.3Interrupt Exception Handling Vector Table1045.4Interrupt Operation108
5.3.3Interrupt Exception Handling Vector Table1045.4Interrupt Operation108
5.4 Interrupt Operation
5.4.1 Interrupt Control Modes and Interrupt Operation 108
3.4.1 Interrupt Control Wodes and Interrupt Operation
5.4.2 Interrupt Control Mode 0 111
5.4.3 Interrupt Control Mode 2
5.4.4 Interrupt Exception Handling Sequence
5.4.5 Interrupt Response Times
5.5 Usage Notes
5.5.1 Contention between Interrupt Generation and Disabling 117
5.5.2 Instructions that Disable Interrupts 118
5.5.3 Times when Interrupts are Disabled
5.5.4 Interrupts during Execution of EEPMOV Instruction
5.6 DTC Activation by Interrupt 119
5.6.1 Overview
5.6.2 Block Diagram 119
5.6.3 Operation
Section 6 PC Break Controller (PBC)
6.1 Overview
6.1.1 Features
6.1.2 Block Diagram
6.1.3 Register Configuration
6.2Register Descriptions125
6.2.1 Break Address Register A (BARA)
6.2.2 Break Address Register B (BARB)
6.2.3 Break Control Register A (BCRA)
6.2.4 Break Control Register B (BCRB)
6.2.5Module Stop Control Register C (MSTPCRC)128
6.3 Operation
6.3.1 PC Break Interrupt Due to Instruction Fetch
6.3.2 PC Break Interrupt Due to Data Access
6.3.3Notes on PC Break Interrupt Handling.130

	6.3.4	Operation in Transitions to Power-Down Modes	130
	6.3.5	PC Break Operation in Continuous Data Transfer	131
	6.3.6	When Instruction Execution is Delayed by One State	132
	6.3.7	Additional Notes	133
Secti	on 7	Bus Controller	135
7.1	Overvie	ew	135
	7.1.1	Features	135
	7.1.2	Block Diagram	136
	7.1.3	Pin Configuration	137
	7.1.4	Register Configuration	138
7.2	Registe	r Descriptions	139
	7.2.1	Bus Width Control Register (ABWCR)	139
	7.2.2	Access State Control Register (ASTCR)	140
	7.2.3	Wait Control Registers H and L (WCRH, WCRL)	141
	7.2.4	Bus Control Register H (BCRH)	145
	7.2.5	Bus Control Register L (BCRL)	147
	7.2.6	Pin Function Control Register (PFCR)	148
7.3	Overvie	ew of Bus Control	150
	7.3.1	Area Partitioning	150
	7.3.2	Bus Specifications	151
	7.3.3	Memory Interfaces	152
	7.3.4	Interface Specifications for Each Area	153
	7.3.5	Chip Select Signals	154
7.4	Basic E	Bus Interface	155
	7.4.1	Overview	155
	7.4.2	Data Size and Data Alignment	155
	7.4.3	Valid Strobes	157
	7.4.4	Basic Timing	158
	7.4.5	Wait Control	166
7.5	Burst R	OM Interface	168
	7.5.1	Overview	168
	7.5.2	Basic Timing	168
	7.5.3	Wait Control	170
7.6	Idle Cy	cle	171
	7.6.1	Operation	171
	7.6.2	Pin States in Idle Cycle	174
7.7	Bus Re	lease	175
	7.7.1	Overview	175
	7.7.2	Operation	175
	7.7.3	Pin States in External Bus Released State	176
	7.7.4	Transition Timing	177
	7.7.5	Usage Note	178

7.8	Bus Ar	bitration	178
	7.8.1	Overview	178
	7.8.2	Operation	178
	7.8.3	Bus Transfer Timing	
	7.8.4	External Bus Release Usage Note	179
7.9	Resets	and the Bus Controller	179
Secti	on 8	Data Transfer Controller (DTC)	181
8.1	Overvie	2W	181
	8.1.1	Features	181
	8.1.2	Block Diagram	182
	8.1.3	Register Configuration	183
8.2	Registe	r Descriptions	184
	8.2.1	DTC Mode Register A (MRA)	184
	8.2.2	DTC Mode Register B (MRB)	186
	8.2.3	DTC Source Address Register (SAR)	187
	8.2.4	DTC Destination Address Register (DAR)	187
	8.2.5	DTC Transfer Count Register A (CRA)	187
	8.2.6	DTC Transfer Count Register B (CRB)	188
	8.2.7	DTC Enable Registers (DTCER)	188
	8.2.8	DTC Vector Register (DTVECR)	189
	8.2.9	Module Stop Control Register A (MSTPCRA)	190
8.3	Operati	on	191
	8.3.1	Overview	191
	8.3.2	Activation Sources	193
	8.3.3	DTC Vector Table	194
	8.3.4	Location of Register Information in Address Space	197
	8.3.5	Normal Mode	198
	8.3.6	Repeat Mode	199
	8.3.7	Block Transfer Mode	
	8.3.8	Chain Transfer	202
	8.3.9	Operation Timing	203
	8.3.10	Number of DTC Execution States	
	8.3.11	Procedures for Using DTC	
		Examples of Use of the DTC	
8.4		2 Dts	
8.5		Notes	
Secti	on 9	I/O Ports	211
9.1	Overvie	2W	211
9.2	Port 1.		216
	9.2.1	Overview	216
	9.2.2	Register Configuration	217
			v

	9.2.3	Pin Functions	219
9.3	Port 3.		227
	9.3.1	Overview	227
	9.3.2	Register Configuration	227
	9.3.3	Pin Functions	230
9.4	Port 4.		232
	9.4.1	Overview	232
	9.4.2	Register Configuration	232
	9.4.3	Pin Functions	233
9.5	Port 7.		234
	9.5.1	Overview	234
	9.5.2	Register Configuration	235
	9.5.3	Pin Functions	237
9.6	Port 9.		239
	9.6.1	Overview	239
	9.6.2	Register Configuration	239
	9.6.3	Pin Functions	
9.7	Port A.		
	9.7.1	Overview	240
	9.7.2	Register Configuration	241
	9.7.3	Pin Functions	243
	9.7.4	MOS Input Pull-Up Function	
9.8	Port B.	1 1	
	9.8.1	Overview	
	9.8.2	Register Configuration	
	9.8.3	Pin Functions	
	9.8.4	MOS Input Pull-Up Function	
9.9	Port C.	1 I	
	9.9.1	Overview	
	9.9.2	Register Configuration	
	9.9.3	Pin Functions in Each Mode	
	9.9.4	MOS Input Pull-Up Function	
9.10	Port D.	т т 	
		Overview	
		Register Configuration	267
		Pin Functions in Each Mode	
	9.10.4	MOS Input Pull-Up Function	
9.11			
		Overview	
		Register Configuration	
		Pin Functions in Each Mode	
		MOS Input Pull-Up Function	
9.12			
	• - •		
vi			

	9.12.1	Overview	277
	9.12.2	Register Configuration	278
	9.12.3	Pin Functions	279
9.13	Port G.		282
	9.13.1	Overview	282
	9.13.2	Register Configuration	283
	9.13.3	Pin Functions	285
Secti	on 10	16-Bit Timer Pulse Unit (TPU)	287
10.1	Overvie	2W	287
	10.1.1	Features	287
	10.1.2	Block Diagram	291
	10.1.3	Pin Configuration	293
	10.1.4	Register Configuration	295
10.2	Registe	r Descriptions	297
	10.2.1	Timer Control Register (TCR)	297
	10.2.2	Timer Mode Register (TMDR)	302
	10.2.3	Timer I/O Control Register (TIOR)	304
	10.2.4	Timer Interrupt Enable Register (TIER)	317
	10.2.5	Timer Status Register (TSR)	320
	10.2.6	Timer Counter (TCNT)	323
	10.2.7	Timer General Register (TGR)	324
	10.2.8	Timer Start Register (TSTR)	325
	10.2.9	Timer Synchro Register (TSYR)	
	10.2.10	Module Stop Control Register A (MSTPCRA)	327
10.3	Interfac	e to Bus Master	328
	10.3.1	16-Bit Registers	328
	10.3.2	8-Bit Registers	328
10.4	Operati	on	330
	10.4.1	Overview	330
	10.4.2	Basic Functions	331
	10.4.3	Synchronous Operation	337
	10.4.4	Buffer Operation	339
	10.4.5	Cascaded Operation (H8S/2237 Series only)	343
	10.4.6	PWM Modes	345
	10.4.7	Phase Counting Mode	350
10.5	Interrup	ots	356
		Interrupt Sources and Priorities	
	10.5.2	DTC Activation	358
		A/D Converter Activation	
10.6		on Timing	
	-	Input/Output Timing	
		Interrupt Signal Timing	
			vii

10.7	Usage I	Notes	367
с	11		
Section 11 8-Bit Timers (TMR)			
11.1		ew	
		Features	
		Block Diagram	
		Pin Configuration	
		Register Configuration	
11.2	U	r Descriptions	
	11.2.1		
		Time Constant Registers A0 and A1 (TCORA0, TCORA1)	
		Time Constant Registers B0 and B1 (TCORB0, TCORB1)	
		Time Control Registers 0 and 1 (TCR0, TCR1)	
		Timer Control/Status Registers 0 and 1 (TCSR0, TCSR1)	
		Module Stop Control Register A (MSTPCRA)	
11.3		on	
		TCNT Incrementation Timing	
	11.3.2	Compare Match Timing	389
	11.3.3	Timing of External RESET on TCNT	391
	11.3.4	Timing of Overflow Flag (OVF) Setting	391
	11.3.5	Operation with Cascaded Connection	392
11.4	Interrup	pts	393
	11.4.1	Interrupt Sources and DTC Activation	393
	11.4.2	A/D Converter Activation	393
11.5	Sample	Application	394
11.6	Usage I	Notes	395
	11.6.1	Contention between TCNT Write and Clear	395
	11.6.2	Contention between TCNT Write and Increment	396
	11.6.3	Contention between TCOR Write and Compare Match	397
	11.6.4	Contention between Compare Matches A and B	398
	11.6.5	Switching of Internal Clocks and TCNT Operation	398
	11.6.6	Interrupts and Module Stop Mode	400
Secti	on 12	Watchdog Timer (WDT)	401
	Overvie		
	12.1.1	Features	401
	12.1.2	Block Diagram	402
		Pin Configuration	
		Register Configuration	
12.2		r Descriptions	
	12.2.1	Timer Counter (TCNT)	
	12.2.2	Timer Control/Status Register (TCSR)	
		Reset Control/Status Register (RSTCSR) (WDT0 Only)	

viii

	12.2.4	Pin Function Control Register (PFCR)	412
	12.2.5	Notes on Register Access	413
12.3	Operati	ion	415
	12.3.1	Watchdog Timer Operation	415
	12.3.2	Interval Timer Operation	417
	12.3.3	Timing of Setting of Overflow Flag (OVF)	418
	12.3.4	Timing of Setting of Watchdog Timer Overflow Flag (WOVF)	418
12.4	Interru	pts	419
12.5	Usage	Notes	420
	12.5.1	Contention between Timer Counter (TCNT) Write and Increment	420
	12.5.2	Changing Value of PSS and CKS2 to CKS0	420
	12.5.3	Switching between Watchdog Timer Mode and Interval Timer Mode	420
	12.5.4	Internal Reset in Watchdog Timer Mode	421
Secti	ion 13	Serial Communication Interface (SCI)	423
13.1		ew	
		Features	
	13.1.2	Block Diagram	425
		Pin Configuration	
		Register Configuration	
13.2		er Descriptions	
	U	Receive Shift Register (RSR)	
		Receive Data Register (RDR)	
		Transmit Shift Register (TSR)	
		Transmit Data Register (TDR)	
	13.2.5	-	
	13.2.6	-	
	13.2.7		
		Bit Rate Register (BRR)	
		Smart Card Mode Register (SCMR)	
) Module Stop Control Registers B and C (MSTPCRB, MSTPCRC)	
13.3		ion	
	•	Overview	
		Operation in Asynchronous Mode	
		Multiprocessor Communication Function	
		Operation in Clocked Synchronous Mode	
13.4		errupts	
13.5		Notes	
Secti	ion 14	Smart Card Interface	493
14.1		ew	
		Features	
		Block Diagram	
			ix

	14.1.3	Pin Configuration	495
	14.1.4	Register Configuration	496
14.2	Registe	r Descriptions	498
	14.2.1	Smart Card Mode Register (SCMR)	498
	14.2.2	Serial Status Register (SSR)	499
	14.2.3	Serial Mode Register (SMR)	501
	14.2.4	Serial Control Register (SCR)	503
14.3	Operati	on	504
	14.3.1	Overview	504
	14.3.2	Pin Connections	504
	14.3.3	Data Format	506
	14.3.4	Register Settings	508
	14.3.5	Clock	510
	14.3.6	Data Transfer Operations	512
	14.3.7	Operation in GSM Mode	519
	14.3.8	Operation in Block Transfer Mode	520
14.4	Usage 1	Notes	521
Secti	on 15	A/D Converter	525
15.1	Overvi	ew	525
	15.1.1	Features	525
	15.1.2	Block Diagram	526
	15.1.3	Pin Configuration	527
	15.1.4	Register Configuration	528
15.2	Registe	r Descriptions	529
	-	A/D Data Registers A to D (ADDRA to ADDRD)	
		A/D Control/Status Register (ADCSR)	
	15.2.3		
	15.2.4	Module Stop Control Register A (MSTPCRA)	
15.3		ce to Bus Master	
15.4		on	
	-	Single Mode (SCAN = 0)	
	15.4.2	Scan Mode (SCAN = 1)	537
	15.4.3	Input Sampling and A/D Conversion Time	
	15.4.4	External Trigger Input Timing	
15.5		Dts	
15.6	-	Notes	
Secti	on 16	D/A Converter	547
16.1	Overvi	ew	547
	16.1.1	Features	547
	16.1.2	Block Diagram	548
	16.1.3	Pin Configuration	549
х			

	16.1.4	Register Configuration	549
16.2	Registe	r Descriptions	549
	16.2.1	D/A Data Registers 0 and 1 (DADR0, DADR1)	549
	16.2.2	D/A Control Register (DACR)	550
	16.2.3	Module Stop Control Register A (MSTPCRA)	551
16.3		on	
Secti	on 17	RAM	555
17.1	Overvie	2W	555
	17.1.1	Block Diagram	555
	17.1.2	Register Configuration	556
17.2	Registe	r Descriptions	556
	17.2.1	System Control Register (SYSCR)	556
17.3	Operati	on	557
17.4	Usage I	Note	557
Secti	on 18	ROM	559
18.1	Overvie	2W	559
	18.1.1	Block Diagram	559
18.2	Operati	on	560
18.3	PROM	Mode	561
	18.3.1	PROM Mode Setting	561
	18.3.2	Socket Adapter and Memory Map	561
18.4	Program	nming	565
	18.4.1	Overview	565
	18.4.2	Programming and Verification	565
	18.4.3	Programming Precautions	570
	18.4.4	Reliability of Programmed Data	571
Secti	on 19	Clock Pulse Generator	573
19.1	Overvie	2W	573
	19.1.1	Block Diagram	573
	19.1.2	Register Configuration	574
19.2		r Descriptions	
	19.2.1	System Clock Control Register (SCKCR)	574
	19.2.2	Low-Power Control Register (LPWRCR)	575
19.3	System	Clock Oscillator	579
	19.3.1	Connecting a Crystal Resonator	579
	19.3.2	External Clock Input	581
19.4	Duty A	djustment Circuit	585
19.5	Mediur	n-Speed Clock Divider	585
19.6	Bus Ma	aster Clock Selection Circuit	585
19.7	Subclo	ck Oscillator	585

xi

19.9 Notes on Crystal Resonator 587 Section 20 Power-Down Modes 589 20.1 Overview 589 20.1.1 Register Configuration 593 20.2.2 Register Descriptions 593 20.2.1 Standby Control Register (SBYCR) 593 20.2.2 System Clock Control Register (LPWRCR) 595 20.2.3 Low-Power Control Register (TCSR) 598 20.2.4 Timer Control/Status Register (TCSR) 598 20.2.5 Module Stop Control Register (MSTPCR) 599 20.3 Medium-Speed Mode 601 20.4.1 Sleep Mode 601 20.4.2 Clearing Sleep Mode 601 20.5.1 Module Stop Mode 602 20.5.2 Usage Note 603 20.5.3 Software Standby Mode 604 20.6.4 Software Standby Mode 604 20.6.5 Usage Note 605 20.5.1 Module Stop Mode 606 20.5.2 Usage Note 605 20.6.4 Software Standby Mode 606	19.8	Subcloo	ck Wavefrom Shaping Circuit	587
20.1 Overview 589 20.1.1 Register Configuration 593 20.2 Register Descriptions 593 20.2.1 Standby Control Register (SBYCR) 593 20.2.2 System Clock Control Register (LPWRCR) 596 20.2.3 Low-Power Control Register (LPWRCR) 596 20.2.4 Timer Control/Status Register (TCSR) 598 20.2.5 Module Stop Control Register (MSTPCR) 599 20.3 Medium-Speed Mode 601 20.4.1 Sleep Mode 601 20.4.2 Clearing Sleep Mode 601 20.5.4 Module Stop Mode 602 20.5.1 Module Stop Mode 602 20.5.2 Usage Note 603 20.6.3 Setting Software Standby Mode 604 20.6.4 Software Standby Mode 604 20.6.5 Usage Note 605 20.6.4 Software Standby Mode 605 20.6.5 Usage Notes 606 20.7.1 Hardware Standby Mode 606 20.7.2 Hardware Standby Mode 606	19.9	Notes of	n Crystal Resonator	587
20.1 Overview 589 20.1.1 Register Configuration 593 20.2 Register Descriptions 593 20.2.1 Standby Control Register (SBYCR) 593 20.2.2 System Clock Control Register (LPWRCR) 596 20.2.3 Low-Power Control Register (LPWRCR) 596 20.2.4 Timer Control/Status Register (TCSR) 598 20.2.5 Module Stop Control Register (MSTPCR) 599 20.3 Medium-Speed Mode 601 20.4.1 Sleep Mode 601 20.4.2 Clearing Sleep Mode 601 20.5.4 Module Stop Mode 602 20.5.1 Module Stop Mode 602 20.5.2 Usage Note 603 20.6.3 Setting Software Standby Mode 604 20.6.4 Software Standby Mode 604 20.6.5 Usage Note 605 20.6.4 Software Standby Mode 605 20.6.5 Usage Notes 606 20.7.1 Hardware Standby Mode 606 20.7.2 Hardware Standby Mode 606				
20.1.1 Register Configuration 593 20.2 Register Descriptions 593 20.2.1 Standby Control Register (SBYCR) 593 20.2.2 System Clock Control Register (SCKCR) 595 20.2.3 Low-Power Control Register (LPWRCR) 596 20.2.4 Timer Control/Status Register (TCSR) 598 20.2.5 Module Stop Control Register (MSTPCR) 599 20.3 Medium-Speed Mode 601 20.4.1 Sleep Mode 601 20.4.2 Clearing Sleep Mode 601 20.4.3 Sleep Mode 602 20.5.1 Module Stop Mode 602 20.5.2 Usage Note 603 20.5.3 Software Standby Mode 604 20.6.4 Software Standby Mode 604 20.6.5 Usage Notes 605 20.6.4 Software Standby Mode 606 20.7.1 Hardware Standby Mode 605 20.6.5 Usage Notes 605 20.6.4 Software Standby Mode 606 20.7.1 Hardware Standby Mode 606	Secti	on 20	Power-Down Modes	589
20.2 Register Descriptions 593 20.2.1 Standby Control Register (SBYCR) 593 20.2.2 System Clock Control Register (SCKCR) 595 20.2.3 Low-Power Control Register (LPWRCR) 596 20.2.4 Timer Control/Status Register (TCSR) 598 20.2.5 Module Stop Control Register (MSTPCR) 599 20.3 Medium-Speed Mode 600 20.4 Sleep Mode 601 20.4.1 Sleep Mode 601 20.4.2 Clearing Sleep Mode 601 20.4.1 Sleep Mode 601 20.4.2 Clearing Sleep Mode 602 20.5.1 Module Stop Mode 602 20.5.2 Usage Note 603 20.6 Software Standby Mode 604 20.6.3 Setting Oscillation Stabilization Time after Clearing Software Standby Mode 604 20.6.3 Setting Oscillation Stabilization Time after Clearing Software Standby Mode 605 20.6.4 Software Standby Mode 606 20.7.1 Hardware Standby Mode 606 20.7.1 Hardware Standby Mode <t< td=""><td>20.1</td><td>Overvie</td><td>2W</td><td>589</td></t<>	20.1	Overvie	2W	589
20.2.1 Standby Control Register (SBYCR) 593 20.2.2 System Clock Control Register (ICKCR) 595 20.2.3 Low-Power Control Register (ILPWRCR) 596 20.2.4 Timer Control/Status Register (TCSR) 598 20.2.5 Module Stop Control Register (MSTPCR) 599 20.3 Medium-Speed Mode 600 20.4.1 Sleep Mode 601 20.4.2 Clearing Sleep Mode 601 20.4.3 Medue Stop Mode 602 20.5.1 Module Stop Mode 602 20.5.2 Usage Note 603 20.6.1 Software Standby Mode 604 20.6.2 Clearing Software Standby Mode 604 20.6.3 Setting Oscillation Stabilization Time after Clearing Software Standby Mode 605 20.6.4 Software Standby Mode 606 20.7.1 Hardware Standby Mode 606 20.7.1 Hardware Standby Mode 606 20.6.5 Usage Notes 606 20.7.1 Hardware Standby Mode 606 20.7.2 Hardware Standby Mode 606		20.1.1	Register Configuration	593
20.2.2 System Clock Control Register (SCKCR) 595 20.2.3 Low-Power Control Register (LPWRCR) 596 20.2.4 Timer Control/Status Register (TCSR) 598 20.2.5 Module Stop Control Register (MSTPCR) 599 20.3 Medium-Speed Mode 600 20.4 Sleep Mode 601 20.4.1 Sleep Mode 601 20.4.2 Clearing Sleep Mode 601 20.4.3 Sleep Mode 601 20.4.4 Sleep Mode 601 20.4.1 Sleep Mode 601 20.4.2 Clearing Sleep Mode 602 20.5.1 Module Stop Mode 602 20.5.2 Usage Note 603 20.6 Software Standby Mode 604 20.6.3 Setting Oscillation Stabilization Time after Clearing Software Standby Mode 605 20.6.4 Software Standby Mode 606 20.7.1 Hardware Standby Mode 606 20.7.2 Hardware Standby Mode 606 20.7.1 Hardware Standby Mode 606 20.7.2 Hardware Standby Mode </td <td>20.2</td> <td>Registe</td> <td>r Descriptions</td> <td>593</td>	20.2	Registe	r Descriptions	593
20.2.3 Low-Power Control Register (LPWRCR) 596 20.2.4 Timer Control/Status Register (TCSR) 598 20.2.5 Module Stop Control Register (MSTPCR) 599 20.3 Medium-Speed Mode 600 20.4 Sleep Mode 601 20.4.1 Sleep Mode 601 20.4.2 Clearing Sleep Mode 601 20.4.2 Clearing Sleep Mode 602 20.5.1 Module Stop Mode 602 20.5.2 Usage Note 603 20.6 Software Standby Mode 604 20.6.1 Software Standby Mode 604 20.6.2 Clearing Software Standby Mode 604 20.6.3 Setting Oscillation Stabilization Time after Clearing Software Standby Mode 605 20.6.4 Software Standby Mode 606 20.7.1 Hardware Standby Mode 606 20.7.1 Hardware Standby Mode 606 20.7.2 Hardware Standby Mode 606 20.7.3 Watch Mode 606 20.7.4 Hardware Standby Mode 606 20.7.5 Hardware		20.2.1	Standby Control Register (SBYCR)	593
20.2.4 Timer Control/Status Register (TCSR) 598 20.2.5 Module Stop Control Register (MSTPCR) 599 20.3 Medium-Speed Mode 600 20.4 Sleep Mode 601 20.4.1 Sleep Mode 601 20.4.2 Clearing Sleep Mode 601 20.4.2 Clearing Sleep Mode 602 20.5.1 Module Stop Mode 602 20.5.2 Usage Note 603 20.6.3 Software Standby Mode 604 20.6.4 Software Standby Mode 604 20.6.5 Usage Note 604 20.6.6 Software Standby Mode 604 20.6.7 Clearing Software Standby Mode 604 20.6.8 Software Standby Mode 605 20.6.4 Software Standby Mode 605 20.6.5 Usage Notes 606 20.7.1 Hardware Standby Mode 606 20.7.2 Hardware Standby Mode 606 20.7.3 Watch Mode 608 20.8.1 Watch Mode 608 20.8.2 Clearing		20.2.2	System Clock Control Register (SCKCR)	595
20.2.4 Timer Control/Status Register (TCSR) 598 20.2.5 Module Stop Control Register (MSTPCR) 599 20.3 Medium-Speed Mode 600 20.4 Sleep Mode 601 20.4.1 Sleep Mode 601 20.4.2 Clearing Sleep Mode 601 20.4.2 Clearing Sleep Mode 602 20.5.1 Module Stop Mode 602 20.5.2 Usage Note 603 20.6.3 Software Standby Mode 604 20.6.4 Software Standby Mode 604 20.6.5 Usage Note 604 20.6.6 Software Standby Mode 604 20.6.7 Clearing Software Standby Mode 604 20.6.8 Software Standby Mode 605 20.6.4 Software Standby Mode 605 20.6.5 Usage Notes 606 20.7.1 Hardware Standby Mode 606 20.7.2 Hardware Standby Mode 606 20.7.3 Watch Mode 608 20.8.1 Watch Mode 608 20.8.2 Clearing		20.2.3	Low-Power Control Register (LPWRCR)	596
20.3 Medium-Speed Mode 600 20.4 Sleep Mode 601 20.4.1 Sleep Mode 601 20.4.2 Clearing Sleep Mode 601 20.4.2 Clearing Sleep Mode 602 20.5.1 Module Stop Mode 602 20.5.2 Usage Note 603 20.6 Software Standby Mode 604 20.6.1 Software Standby Mode 604 20.6.2 Clearing Software Standby Mode 604 20.6.3 Setting Oscillation Stabilization Time after Clearing Software Standby Mode 605 20.6.4 Software Standby Mode 606 20.7.1 Hardware Standby Mode 606 20.7.1 Hardware Standby Mode 606 20.7.2 Hardware Standby Mode 606 20.7.3 Hardware Standby Mode 606 20.7.4 Hardware Standby Mode 606 20.7.5 Usage Notes 606 20.7.6 Hardware Standby Mode 606 20.7.1 Hardware Standby Mode 606 20.7.2 Lardware Standby Mode 606 </td <td></td> <td></td> <td>-</td> <td></td>			-	
20.3 Medium-Speed Mode 600 20.4 Sleep Mode 601 20.4.1 Sleep Mode 601 20.4.2 Clearing Sleep Mode 601 20.4.2 Clearing Sleep Mode 602 20.5.1 Module Stop Mode 602 20.5.2 Usage Note 603 20.6 Software Standby Mode 604 20.6.1 Software Standby Mode 604 20.6.2 Clearing Software Standby Mode 604 20.6.3 Setting Oscillation Stabilization Time after Clearing Software Standby Mode 605 20.6.4 Software Standby Mode 606 20.7.1 Hardware Standby Mode 606 20.7.1 Hardware Standby Mode 606 20.7.2 Hardware Standby Mode 606 20.7.3 Hardware Standby Mode 606 20.7.4 Hardware Standby Mode 606 20.7.5 Usage Notes 606 20.7.6 Hardware Standby Mode 606 20.7.1 Hardware Standby Mode 606 20.7.2 Lardware Standby Mode 606 </td <td></td> <td>20.2.5</td> <td>Module Stop Control Register (MSTPCR)</td> <td>599</td>		20.2.5	Module Stop Control Register (MSTPCR)	599
20.4 Sleep Mode 601 20.4.1 Sleep Mode 601 20.4.2 Clearing Sleep Mode 601 20.5.1 Module Stop Mode 602 20.5.2 Usage Note 603 20.6 Software Standby Mode 604 20.6.1 Software Standby Mode 604 20.6.2 Clearing Software Standby Mode 604 20.6.3 Setting Oscillation Stabilization Time after Clearing Software Standby Mode 604 20.6.3 Setting Oscillation Stabilization Time after Clearing Software Standby Mode 605 20.6.4 Software Standby Mode 605 20.6.5 Usage Notes 606 20.7 Hardware Standby Mode 606 20.7.1 Hardware Standby Mode 606 20.7.2 Hardware Standby Mode 606 20.7.3 Hardware Standby Mode 606 20.7.4 Hardware Standby Mode 606 20.7.5 Usage Notes 606 20.7.6 Hardware Standby Mode 607 20.8.1 Watch Mode 608 20.8.2 Clearing Watc	20.3			
20.4.1 Sleep Mode 601 20.4.2 Clearing Sleep Mode 602 20.5 Module Stop Mode 602 20.5.1 Module Stop Mode 603 20.5 Usage Note 603 20.6 Software Standby Mode 604 20.6.1 Software Standby Mode 604 20.6.2 Clearing Software Standby Mode 604 20.6.3 Setting Oscillation Stabilization Time after Clearing Software Standby Mode 605 20.6.4 Software Standby Mode Application Example 605 20.6.5 Usage Notes 606 20.7 Hardware Standby Mode 606 20.7.1 Hardware Standby Mode 606 20.7.2 Hardware Standby Mode 606 20.7.3 Hardware Standby Mode 606 20.7.4 Hardware Standby Mode 606 20.7.5 Hardware Standby Mode 607 20.8 Watch Mode 608 20.8.1 Watch Mode 608 20.8.2 Clearing Watch Mode 609 20.9.3 Usage Notes 609	20.4			
20.4.2Clearing Sleep Mode60120.5Module Stop Mode60220.5.1Module Stop Mode60220.5.2Usage Note60320.6Software Standby Mode60420.6.1Software Standby Mode60420.6.2Clearing Software Standby Mode60420.6.3Setting Oscillation Stabilization Time after Clearing Software Standby Mode60520.6.4Software Standby Mode60520.6.5Usage Notes60620.7.1Hardware Standby Mode60620.7.2Hardware Standby Mode60620.7.3Hardware Standby Mode60620.7.4Hardware Standby Mode60620.7.5Usage Notes60620.7.1Hardware Standby Mode60620.7.2Hardware Standby Mode60720.8Watch Mode60820.8.1Watch Mode60820.8.2Clearing Watch Mode60820.9.3Usage Notes60920.9Subsleep Mode60920.9.1Subsleep Mode60920.9.2Clearing Subsleep Mode60920.10Subactive Mode60920.10Subactive Mode61020.10.1Subactive Mode610		-		
20.5 Module Stop Mode 602 20.5.1 Module Stop Mode 602 20.5.2 Usage Note 603 20.6 Software Standby Mode 604 20.6.1 Software Standby Mode 604 20.6.2 Clearing Software Standby Mode 604 20.6.3 Setting Oscillation Stabilization Time after Clearing Software Standby Mode 605 20.6.4 Software Standby Mode Application Example 605 20.6.5 Usage Notes 606 20.7.1 Hardware Standby Mode 606 20.7.2 Hardware Standby Mode 608 20.8.1 Watch Mode 608 20.8.2 Clearing Watch Mode 609 20.9.3 Usage Notes 609 20.9.1 Subsleep Mode 609 20.9.2 Clearing Subsleep Mode 609 20.9.1 Subsleep Mode 609 <td></td> <td>20.4.2</td> <td>•</td> <td></td>		20.4.2	•	
20.5.1Module Stop Mode60220.5.2Usage Note60320.6Software Standby Mode60420.6.1Software Standby Mode60420.6.2Clearing Software Standby Mode60420.6.3Setting Oscillation Stabilization Time after Clearing Software Standby Mode60520.6.4Software Standby Mode Application Example60520.6.5Usage Notes60620.7.1Hardware Standby Mode60620.7.2Hardware Standby Mode60620.7.3Hardware Standby Mode60620.7.4Hardware Standby Mode60620.7.5Usage Notes60620.7.2Hardware Standby Mode60620.7.3Hardware Standby Mode60620.7.4Hardware Standby Mode60720.8Watch Mode60820.8.1Watch Mode60820.8.2Clearing Watch Mode60920.9Subsleep Mode60920.9.1Subsleep Mode60920.9.2Clearing Subsleep Mode60920.10Subactive Mode61020.10.1Subactive Mode610	20.5			
20.5.2 Usage Note 603 20.6 Software Standby Mode 604 20.6.1 Software Standby Mode 604 20.6.2 Clearing Software Standby Mode 604 20.6.3 Setting Oscillation Stabilization Time after Clearing Software Standby Mode 605 20.6.4 Software Standby Mode Application Example 605 20.6.5 Usage Notes 606 20.7 Hardware Standby Mode 606 20.7.1 Hardware Standby Mode 606 20.7.2 Hardware Standby Mode 606 20.7.3 Hardware Standby Mode 606 20.7.4 Hardware Standby Mode 606 20.7.5 Usage Notes 606 20.7.1 Hardware Standby Mode 606 20.7.2 Hardware Standby Mode 607 20.8 Watch Mode 608 20.8.1 Watch Mode 608 20.8.2 Clearing Watch Mode 608 20.8.3 Usage Notes 609 20.9.1 Subsleep Mode 609 20.9.2 Clearing Subsleep Mode 609			•	
20.6 Software Standby Mode			1	
20.6.1Software Standby Mode60420.6.2Clearing Software Standby Mode60420.6.3Setting Oscillation Stabilization Time after Clearing Software Standby Mode60520.6.4Software Standby Mode Application Example60520.6.5Usage Notes60620.7.1Hardware Standby Mode60620.7.2Hardware Standby Mode60620.7.2Hardware Standby Mode60720.8Watch Mode60820.8.1Watch Mode60820.8.2Clearing Watch Mode60820.9Subsleep Mode60920.9.1Subsleep Mode60920.10Subactive Mode60920.10Subactive Mode61020.10.1Subactive Mode610	20.6		•	
20.6.2Clearing Software Standby Mode			•	
20.6.3Setting Oscillation Stabilization Time after Clearing Software Standby Mode60520.6.4Software Standby Mode Application Example60520.6.5Usage Notes60620.7Hardware Standby Mode60620.7.1Hardware Standby Mode60620.7.2Hardware Standby Mode60620.7.3Hardware Standby Mode60620.7.4Hardware Standby Mode60720.8Watch Mode60820.8.1Watch Mode60820.8.2Clearing Watch Mode60820.8.3Usage Notes60920.9Subsleep Mode60920.9.1Subsleep Mode60920.10Subactive Mode60920.10.1Subactive Mode61020.10.1Subactive Mode610		20.6.2	•	
20.6.4Software Standby Mode Application Example60520.6.5Usage Notes60620.7Hardware Standby Mode60620.7.1Hardware Standby Mode60620.7.2Hardware Standby Mode60720.8Watch Mode60820.8.1Watch Mode60820.8.2Clearing Watch Mode60820.9Subsleep Mode60920.9Subsleep Mode60920.9.1Subsleep Mode60920.10Subactive Mode60920.10.1Subactive Mode61020.10.1Subactive Mode610		20.6.3		
20.6.5 Usage Notes60620.7 Hardware Standby Mode60620.7.1 Hardware Standby Mode60620.7.2 Hardware Standby Mode60720.8 Watch Mode60820.8.1 Watch Mode60820.8.2 Clearing Watch Mode60820.8.3 Usage Notes60920.9 Subsleep Mode60920.9.1 Subsleep Mode60920.10 Subactive Mode61020.10.1 Subactive Mode610		20.6.4		
20.7Hardware Standby Mode60620.7.1Hardware Standby Mode60620.7.2Hardware Standby Mode Timing60720.8Watch Mode60820.8.1Watch Mode60820.8.2Clearing Watch Mode60820.8.3Usage Notes60920.9Subsleep Mode60920.9.1Subsleep Mode60920.9.2Clearing Subsleep Mode60920.10Subactive Mode61020.10.1Subactive Mode610				
20.7.1 Hardware Standby Mode60620.7.2 Hardware Standby Mode Timing60720.8 Watch Mode60820.8.1 Watch Mode60820.8.2 Clearing Watch Mode60820.8.3 Usage Notes60920.9 Subsleep Mode60920.9.1 Subsleep Mode60920.9.2 Clearing Subsleep Mode60920.10 Subactive Mode61020.10.1 Subactive Mode610	20.7		•	
20.7.2 Hardware Standby Mode Timing 607 20.8 Watch Mode 608 20.8.1 Watch Mode 608 20.8.2 Clearing Watch Mode 608 20.8.3 Usage Notes 609 20.9 Subsleep Mode 609 20.9.1 Subsleep Mode 609 20.9.2 Clearing Subsleep Mode 609 20.10 Subactive Mode 610 20.10.1 Subactive Mode 610			•	
20.8 Watch Mode		20.7.2	•	
20.8.1 Watch Mode 608 20.8.2 Clearing Watch Mode 608 20.8.3 Usage Notes 609 20.9 Subsleep Mode 609 20.9.1 Subsleep Mode 609 20.9.2 Clearing Subsleep Mode 609 20.10 Subactive Mode 610 20.10.1 Subactive Mode 610	20.8		• •	
20.8.2 Clearing Watch Mode				
20.8.3 Usage Notes 609 20.9 Subsleep Mode 609 20.9.1 Subsleep Mode 609 20.9.2 Clearing Subsleep Mode 609 20.10 Subactive Mode 610 20.10.1 Subactive Mode 610				
20.9Subsleep Mode60920.9.1Subsleep Mode60920.9.2Clearing Subsleep Mode60920.10Subactive Mode61020.10.1Subactive Mode610			•	
20.9.1 Subsleep Mode 609 20.9.2 Clearing Subsleep Mode 609 20.10 Subactive Mode 610 20.10.1 Subactive Mode 610	20.9		0	
20.9.2 Clearing Subsleep Mode			1	
20.10 Subactive Mode		20.9.2	1	
20.10.1 Subactive Mode	20.10			610
20.10.2 Clearing Subactive Mode			Clearing Subactive Mode	
20.11 Direct Transition	20.11			
20.11.1 Overview of Direct Transition				
20.12 Ø Clock Output Disabling Function	20.12			

Secti	on 21 Electrical Characteristics	613
21.1	Absolute Maximum Ratings	613
21.2	Power Supply Voltage and Operating Frequency Range	614
21.3	DC Characteristics	615
21.4	AC Characteristics	621
	21.4.1 Clock Timing	622
	21.4.2 Control Signal Timing	624
	21.4.3 Bus Timing	626
	21.4.4 Timing of On-Chip Supporting Modules	634
21.5	A/D Conversion Characteristics	640
21.6	D/A Conversion Characteristics	641
21.7	Usage Note	641
A	and in A. Instanction Cot	640
	endix A Instruction Set	
A.1	Instruction List	
A.2	Instruction Codes	
A.3	Operation Code Map	
A.4	Number of States Required for Instruction Execution	
A.5	Bus States During Instruction Execution	
A.6	Condition Code Modification	713
Appe	endix B Internal I/O Register	719
B.1	Addresses	
B.2	Functions	
Appe	endix C I/O Port Block Diagrams	
C.1	Port 1 Block Diagrams	
C.2	Port 3 Block Diagrams	848
C.3	Port 4 Block Diagram	852
C.4	Port 7 Block Diagrams	
C.5	Port 9 Block Diagram	860
C.6	Port A Block Diagrams	861
C.7	Port B Block Diagram	865
C.8	Port C Block Diagram	866
C.9	Port D Block Diagram	867
C.10	Port E Block Diagram	868
C.11	Port F Block Diagrams	
C.12	Port G Block Diagrams	875
Δnne	endix D Pin States	870
D.1	Port States in Each Processing State	
D.1	ron states in Each riocessing state	0/9

xiii

11	Timing of Transition to and Recovery from Hardware	000
	Standby Mode	882
Appendix F	Product Code Lineup	883
Appendix G	Package Dimensions	884

Section 1 Overview

1.1 Overview

The H8S/2237 Series and H8S/2227 Series are series of microcomputers (MCUs: microcomputer units), built around the H8S/2000 CPU, employing Hitachi's proprietary architecture, and equipped with the on-chip peripheral functions necessary for system configuration.

The H8S/2000 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise, optimized instruction set designed for high-speed operation, and can address a 16-Mbyte linear address space. The instruction set is upward-compatible with H8/300 and H8/300H CPU instructions at the object-code level, facilitating migration from the H8/300, H8/300L, or H8/300H Series.

On-chip peripheral functions required for system configuration include data transfer controller (DTC) bus masters, ROM and RAM memory, a16-bit timer-pulse unit (TPU), 8-bit timer (TMR), watchdog timer (WDT), serial communication interface (SCI), A/D converter, D/A converter (H8S/2237 Series only), and I/O ports.

The on-chip ROM is either PROM (ZTAT^{TM*}) or mask ROM, with a capacity of 128 or 64 kbytes. ROM is connected to the CPU via a 16-bit data bus, enabling both byte and word data to be accessed in one state. Instruction fetching has been speeded up, and processing speed increased.

Four operating modes, modes 4 to 7, are provided, and there is a choice of single-chip mode or external expansion mode.

The features of the H8S/2237 Series and H8S/2227 Series are shown in Table 1-1.

Note: * ZTAT is a trademark of Hitachi, Ltd.

HITACHI

Table 1-1Overview

ltem	Specification					
CPU	General-register machine					
	 — Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers) 					
	High-speed operation suitable for realtime control					
	 Maximum clock rate 10 MHz: ZTAT version 13 MHz: MASK ROM version 					
	 High-speed arithmetic operations (at 10 MHz operation) 8/16/32-bit register-register add/subtract: 100 ns 16 × 16-bit register-register multiply : 2000 ns 32 ÷ 16-bit register-register divide : 2000 ns Instruction set suitable for high-speed operation Sixty-five basic instructions 8/16/32-bit move/arithmetic and logic instructions Unsigned/signed multiply and divide instructions Powerful bit-manipulation instructions Two CPU operating modes 					
	 Normal mode : 64-kbyte address space (not available in the H8S/2237 Series and H8S/2227 Series) Advanced mode : 16-Mbyte address space 					
Bus controller	 Address space divided into 8 areas, with bus specifications settable independently for each area Chip select output possible for each area Choice of 8-bit or 16-bit access space for each area 2-state or 3-state access space can be designated for each area Number of program wait states can be set for each area Burst ROM directly connectable 					
Data transfer controller (DTC)	 External bus release function Can be activated by internal interrupt or software Multiple transfers or multiple types of transfer possible for one activation source Transfer possible in repeat mode, block transfer mode, etc. Request can be sent to CPU for interrupt that activated DTC 					

Item	Specification				
16-bit timer-pulse unit (TPU)	6-channel 16-bit timer on-chip H8S/2237 Series: 6 channels				
u (11 C)	H8S/2227 Series: 3 channels				
	 Pulse I/O processing capability for up to 16 pins' 				
	H8S/2237 Series: max. 16 pins				
	H8S/2227 Series: max. 8 pins				
	Automatic 2-phase encoder count capability				
8-bit timer (TMR)	8-bit up-counter (external event count capability)				
2 channels	Two time constant registers				
	Two-channel connection possible				
Watchdog timer (WDT) \times 2 channels	Watchdog timer or interval timer selectable				
	Can operate on subclock (1 channel only)				
Serial	H8S/2237 Series: 4 channels (SCI0—SCI3)				
communication interface (SCI)	H8S/2227 Series: 3 channels (SCI0, SCI1, SCI3)				
	Asynchronous mode or synchronous mode selectable				
	Multiprocessor communication function				
	Smart card interface function				
A/D converter	Resolution: 10 bits				
	Input: 8 channels				
	 13.4 μs minimum conversion time (at 10 MHz operation) 				
	Single or scan mode selectable				
	Sample and hold circuit				
	A/D conversion can be activated by external trigger or timer trigger				
D/A converter	Resolution: 8 bits				
(H8S/2237 Series only)	Output: 2 channels				
I/O ports	• 72 I/O pins, 10 input-only pins				

Table 1-1Overview (cont)

Table 1-1Overview (cont)

Item	Speci	fication						
Memory	• PR	OM or mask	ROM					
	High-speed static RAM							
	Produ	ct Name	ROM		RAM			
	H8S/2	237, H8S/22	227 128 kbytes		16 kb	ytes		
	H8S/2	235, H8S/22	25 128 kbytes		4 kbyt	tes		
	H8S/2	233, H8S/22	64 bytes		4 kbyt	tes		
Interrupt controller	• Nir	ne external i	nterrupt pins (NMI, IRQ0	to IRQ7)				
	 53 internal interrupt sources 							
	• Eig	ght priority le	vels settable					
PC break controller								
	Two break channels							
Power-down state	Medium-speed mode							
	Sleep mode							
	Module stop mode							
	Software standby mode							
	Hardware standby mode							
	Subclock operation (subactive mode, subsleep mode, watch mode)							
Operating modes	Four N	/ICU operatii	ng modes					
		CPU			Externa	I Data Bus		
	Mode	Operating Mode	Description	On-Chip ROM	Initial Value	Maximum Value		
	4	Advanced	On-chip ROM disabled expansion mode	Disabled	16 bits	16 bits		
	5	-	On-chip ROM disabled expansion mode	Disabled	8 bits	16 bits		
	6	_	On-chip ROM enabled expansion mode	Enabled	8 bits	16 bits		
	7	-	Single-chip mode	Enabled	_			

ltem	Specification						
Clock pulse	Two on chip clock pulse generators						
generator	System clock pulse	•	o 10 MHz (ZTAT o 13 MHz (MASK	,			
	Built-in duty correction	circuit					
	Subclock pulse ger	nerator: 32	.768 kHz				
Packages	• 100-pin plastic TQF	FP (TFP-100B, TFF	P-100G)				
	• 100-pin plastic QFP (FP-100A, FP-100B)						
Product lineup	Model N						
	Mask ROM Version	ZTAT™ Versio	ROM/RAM n (Bytes)	Packages			
	HD6432237	HD6472237	128 k/16 k	TFP-100B			
	HD6432235	_	128 k/4 k	TFP-100G FP-100A			
	HD6432233	_	64 k/4 k	FP-100B			
	HD6432227	_	128k/16 k				
	HD6432225	_	128 k/4 k				
	HD6432223	_	64 k/4 k				

Table 1-1Overview (cont)

1.2 Internal Block Diagrams

Figures 1-1 and 1-2 show internal block diagrams of the H8S/2237 Series and H8S/2227 Series.




Figure 1-1 H8S/2237 Series Internal Block Diagram




Figure 1-2 H8S/2227 Series Internal Block Diagram

1.3 Pin Description

1.3.1 Pin Arrangements

(1) H8S/2237 Series Pin Arrangements

Figures 1-3 and 1-4 show the pin arrangements of the H8S/2237 Series.




Figure 1-3 H8S/2237 Series Pin Arrangement (TFP-100B, TFP-100G, FP-100B: Top View)

HITACHI




Figure 1-4 H8S/2237 Series Pin Arrangement (FP-100A: Top View)

(2) H8S/2227 Series Pin Arrangements

Figures 1-5 and 1-6 show the pin arrangements of the H8S/2227 Series.




Figure 1-5 H8S/2227 Series Pin Arrangement (TFP-100B, TFP-100G, FP-100B: Top View)

HITACHI




Figure 1-6 H8S/2227 Series Pin Arrangement (FP-100A: Top View)

1.3.2 Pin Functions in Each Operating Mode

Table 1-2 shows the pin functions of the H8S/2237 Series in each of the operating modes.

Pin No.				Pin Name		
TFP-100B TFP-100G FP-100B	FP-100A	Mode 4	Mode 5	Modo 6	Mode 7	PROM Mode
				Mode 6		
1	4	PE5/D5	PE5/D5	PE5/D5	PE5	NC
2	5	PE6/D6	PE6/D6	PE6/D6	PE6	NC
3	6	PE7/D7	PE7/D7	PE7/D7	PE7	NC
4	7	D8	D8	D8	PD0	D0
5	8	D9	D9	D9	PD1	D1
6	9	D10	D10	D10	PD2	D2
7	10	D11	D11	D11	PD3	D3
8	11	D12	D12	D12	PD4	D4
9	12	D13	D13	D13	PD5	D5
10	13	D14	D14	D14	PD6	D6
11	14	D15	D15	D15	PD7	D7
12	15	VCC	VCC	VCC	VCC	VCC
13	16	A0	A0	PC0/A0	PC0	A0
14	17	VSS	VSS	VSS	VSS	VSS
15	18	A1	A1	PC1/A1	PC1	A1
16	19	A2	A2	PC2/A2	PC2	A2
17	20	A3	A3	PC3/A3	PC3	A3
18	21	A4	A4	PC4/A4	PC4	A4
19	22	A5	A5	PC5/A5	PC5	A5
20	23	A6	A6	PC6/A6	PC6	A6
21	24	A7	A7	PC7/A7	PC7	A7
22	25	PB0/A8/TIOCA3	PB0/A8/TIOCA3	PB0/A8/TIOCA3	PB0/TIOCA3	A8
23	26	PB1/A9/TIOCB3	PB1/A9/TIOCB3	PB1/A9/TIOCB3	PB1/TIOCB3	ŌĒ
24	27	PB2/A10/TIOCC3	PB2/A10/TIOCC3	PB2/A10/TIOCC3	PB2/TIOCC3	A10
25	28	PB3/A11/TIOCD3	PB3/A11/TIOCD3	PB3/A11/TIOCD3	PB3/TIOCD3	A11
26	29	PB4/A12/TIOCA4	PB4/A12/TIOCA4	PB4/A12/TIOCA4	PB4/TIOCA4	A12
27	30	PB5/A13/TIOCB4	PB5/A13/TIOCB4	PB5/A13/TIOCB4	PB5/TIOCB4	A13
28	31	PB6/A14/TIOCA5	PB6/A14/TIOCA5	PB6/A14/TIOCA5	PB6/TIOCA5	A14

 Table 1-2
 Pin Functions in Each Operating Mode

12

Pin No.				Pin Name		
TFP-100B TFP-100G FP-100B	FP-100A	Mode 4	Mode 5	Mode 6	Mode 7	PROM Mode
29	32	PB7/A15/TIOCB5	PB7/A15/TIOCB5	PB7/A15/TIOCB5	PB7/TIOCB5	A15
30	33	PA0/A16	PA0/A16	PA0/A16	PA0	A16
31	34	PA1/A17/TxD2	PA1/A17/TxD2	PA1/A17/TxD2	PA1/TxD2	VCC
32	35	PA2/A18/RxD2	PA2/A18/RxD2	PA2/A18/RxD2	PA2/RxD2	VCC
33	36	PA3/A19/SCK2	PA3/A19/SCK2	PA3/A19/SCK2	PA3/SCK2	NC
34	37	P10/TIOCA0/A20	P10/TIOCA0/A20	P10/TIOCA0/A20	P10/TIOCA0	NC
35	38	P11/TIOCB0/A21	P11/TIOCB0/A21	P11/TIOCB0/A21	P11/TIOCB0	NC
36	39	P12/TIOCC0/ TCLKA/A22	P12/TIOCC0/ TCLKA/A22	P12/TIOCC0/ TCLKA/A22	P12/TIOCC0/ TCLKA	NC
37	40	P13/TIOCD0/ TCLKB/A23	P13/TIOCD0/ TCLKB/A23	P13/TIOCD0/ TCLKB/A23	P13/TIOCD0/ TCLKB	NC
38	41	P14/TIOCA1/ IRQ0	P14/TIOCA1/ IRQ0	P14/TIOCA1/ IRQ0	P14/TIOCA1/ IRQ0	NC
39	42	P15/TIOCB1/ TCLKC	P15/TIOCB1/ TCLKC	P15/TIOCB1/ TCLKC	P15/TIOCB1/ TCLKC	NC
40	43	P16/TIOCA2/ IRQ1	P16/TIOCA2/ IRQ1	P16/TIOCA2/ IRQ1	P16/TIOCA2/ IRQ1	NC
41	44	P17/TIOCB2/ TCLKD	P17/TIOCB2/ TCLKD	P17/TIOCB2/ TCLKD	P17/TIOCB2/ TCLKD	NC
42	45	AVSS	AVSS	AVSS	AVSS	VSS
43	46	P97/DA1	P97/DA1	P97/DA1	P97/DA1	NC
44	47	P96/DA0	P96/DA0	P96/DA0	P96/DA0	NC
45	48	P47/AN7	P47/AN7	P47/AN7	P47/AN7	NC
46	49	P46/AN6	P46/AN6	P46/AN6	P46/AN6	NC
47	50	P45/AN5	P45/AN5	P45/AN5	P45/AN5	NC
48	51	P44/AN4	P44/AN4	P44/AN4	P44/AN4	NC
49	52	P43/AN3	P43/AN3	P43/AN3	P43/AN3	NC
50	53	P42/AN2	P42/AN2	P42/AN2	P42/AN2	NC
51	54	P41/AN1	P41/AN1	P41/AN1	P41/AN1	NC
52	55	P40/AN0	P40/AN0	P40/AN0	P40/AN0	NC
53	56	Vref	Vref	Vref	Vref	VCC
54	57	AVCC	AVCC	AVCC	AVCC	VCC

 Table 1-2
 Pin Functions in Each Operating Mode (cont)

Pin No.				Pin Name		
TFP-100B TFP-100G FP-100B	FP-100A	Mode 4	Mode 5	Mode 6	Mode 7	PROM Mode
55	58	MD0	MD0	MD0	MD0	VSS
56	59	MD1	MD1	MD1	MD1	VSS
57	60	OSC2	OSC2	OSC2	OSC2	NC
58	61	OSC1	OSC1	OSC1	OSC1	NC
59	62	RES	RES	RES	RES	VPP
60	63	NMI	NMI	NMI	NMI	A9
61	64	STBY	STBY	STBY	STBY	VSS
62	65	VCC	VCC	VCC	VCC	VCC
63	66	XTAL	XTAL	XTAL	XTAL	NC
64	67	VSS	VSS	VSS	VSS	VSS
65	68	EXTAL	EXTAL	EXTAL	EXTAL	NC
66	69	FWE	FWE	FWE	FWE	NC
67	70	MD2	MD2	MD2	MD2	VSS
68	71	PF7/ø	PF7/ø	PF7/ø	PF7/ø	NC
69	72	ĀS	ĀS	ĀS	PF6	NC
70	73	RD	RD	RD	PF5	NC
71	74	HWR	HWR	HWR	PF4	NC
72	75	PF3/LWR/ ADTRG/IRQ3	PF3/LWR/ ADTRG/IRQ3	PF3/LWR/ ADTRG/IRQ3	PF3/ADTRG/ IRQ3	NC
73	76	PF2/WAIT	PF2/WAIT	PF2/WAIT	PF2	CE
74	77	PF1/BACK/BUZZ	PF1/BACK/BUZZ	PF1/BACK/BUZZ	PF1/BUZZ	PGM
75	78	PF0/BREQ/IRQ2	PF0/BREQ/IRQ2	PF0/BREQ/IRQ2	PF0/IRQ2	NC
76	79	P30/TxD0	P30/TxD0	P30/TxD0	P30/TxD0	NC
77	80	P31/RxD1	P31/RxD1	P31/RxD1	P31/RxD1	NC
78	81	P32/SCK0/IRQ4	P32/SCK0/IRQ4	P32/SCK0/IRQ4	P32/SCK0/IRQ4	NC
79	82	P33/TxD1	P33/TxD1	P33/TxD1	P33/TxD1	NC
80	83	P34/RxD1	P34/RxD1	P34/RxD1	P34/RxD1	NC
81	84	P35/SCK1/IRQ5	P35/SCK1/IRQ5	P35/SCK1/IRQ5	P35/SCK1/IRQ5	NC
82	85	P36	P36	P36	P36	NC
83	86	P77/TxD3	P77/TxD3	P77/TxD3	P77/TxD3	NC
84	87	P76/RxD3	P76/RxD3	P76/RxD3	P76/RxD3	NC

Table 1-2 Pin Functions in Each Operating Mode (cont)

14

Pin No.				Pin Name		
TFP-100B TFP-100G FP-100B	FP-100A	Mode 4	Mode 5	Mode 6	Mode 7	PROM Mode
85	88	P75/SCK3	P75/SCK3	P75/SCK3	P75/SCK3	NC
86	89	P74/MRES	P74/MRES	P74/MRES	P74/MRES	NC
87	90	P73/TMO1/CS7	P73/TMO1/CS7	P73/TMO1/CS7	P73/TMO1	NC
88	91	P72/TMO0/CS6	P72/TMO0/CS6	P72/TMO0/CS6	P72/TMO0	NC
89	92	P71/CS5	P71/CS5	P71/CS5	P71	NC
90	93	P70/TMRI01/ TMCI01/CS4	P70/TMRI01/ TMCI01/CS4	P70/TMRI01/ TMCI01/CS4	P70/TMRI01/ TMCI01	NC
91	94	PG0/IRQ6	PG0/IRQ6	PG0/IRQ6	PG0/IRQ6	NC
92	95	PG1/CS3/IRQ7	PG1/CS3/IRQ7	PG1/CS3/IRQ7	PG1/IRQ7	NC
93	96	PG2/CS2	PG2/CS2	PG2/CS2	PG2	NC
94	97	PG3/CS1	PG3/CS1	PG3/CS1	PG3	NC
95	98	PG4/CS0	PG4/CS0	PG4/CS0	PG4	NC
96	99	PE0/D0	PE0/D0	PE0/D0	PE0	NC
97	100	PE1/D1	PE1/D1	PE1/D1	PE1	NC
98	101	PE2/D2	PE2/D2	PE2/D2	PE2	NC
99	102	PE3/D3	PE3/D3	PE3/D3	PE3	NC
100	103	PE4/D4	PE4/D4	PE4/D4	PE4	NC

Table 1-2 Pin Functions in Each Operating Mode (cont)

Table 1-3 shows the pin functions of the H8S/2227 Series in each of the operating modes.

Pin No.				Pin Name		
TFP-100B TFP-100G FP-100B	FP-100A	Mode 4	Mode 5	Mode 6	Mode 7	PROM Mode
1	4	PE5/D5	PE5/D5	PE5/D5	PE5	NC
2	5	PE6/D6	PE6/D6	PE6/D6	PE6	NC
3	6	PE7/D7	PE7/D7	PE7/D7	PE7	NC
4	7	D8	D8	D8	PD0	D0
5	8	D9	D9	D9	PD1	D1
6	9	D10	D10	D10	PD2	D2
7	10	D11	D11	D11	PD3	D3
8	11	D12	D12	D12	PD4	D4
9	12	D13	D13	D13	PD5	D5
10	13	D14	D14	D14	PD6	D6
11	14	D15	D15	D15	PD7	D7
12	15	VCC	VCC	VCC	VCC	VCC
13	16	A0	A0	PC0/A0	PC0	A0
14	17	VSS	VSS	VSS	VSS	VSS
15	18	A1	A1	PC1/A1	PC1	A1
16	19	A2	A2	PC2/A2	PC2	A2
17	20	A3	A3	PC3/A3	PC3	A3
18	21	A4	A4	PC4/A4	PC4	A4
19	22	A5	A5	PC5/A5	PC5	A5
20	23	A6	A6	PC6/A6	PC6	A6
21	24	A7	A7	PC7/A7	PC7	A7
22	25	PB0/A8	PB0/A8	PB0/A8	PB0	A8
23	26	PB1/A9	PB1/A9	PB1/A9	PB1	ŌĒ
24	27	PB2/A10	PB2/A10	PB2/A10	PB2	A10
25	28	PB3/A11	PB3/A11	PB3/A11	PB3	A11
26	29	PB4/A12	PB4/A12	PB4/A12	PB4	A12
27	30	PB5/A13	PB5/A13	PB5/A13	PB5	A13
28	31	PB6/A14	PB6/A14	PB6/A14	PB6	A14
29	32	PB7/A15	PB7/A15	PB7/A15	PB7	A15

 Table 1-3
 Pin Functions in Each Operating Mode

16

Pin No.		Pin Name					
TFP-100B TFP-100G FP-100B	FP-100A	Mode 4	Mode 5	Mode 6	Mode 7	PROM Mode	
30	33	PA0/A16	PA0/A16	PA0/A16	PA0	A16	
31	34	PA1/A17	PA1/A17	PA1/A17	PA1	VCC	
32	35	PA2/A18	PA2/A18	PA2/A18	PA2	VCC	
33	36	PA3/A19	PA3/A19	PA3/A19	PA3	NC	
34	37	P10/TIOCA0/A20	P10/TIOCA0/A20	P10/TIOCA0/A20	P10/TIOCA0	NC	
35	38	P11/TIOCB0/A21	P11/TIOCB0/A21	P11/TIOCB0/A21	P11/TIOCB0	NC	
36	39	P12/TIOCC0/ TCLKA/A22	P12/TIOCC0/ TCLKA/A22	P12/TIOCC0/ TCLKA/A22	P12/TIOCC0/ TCLKA	NC	
37	40	P13/TIOCD0/ TCLKB/A23	P13/TIOCD0/ TCLKB/A23	P13/TIOCD0/ TCLKB/A23	P13/TIOCD0/ TCLKB	NC	
38	41	P14/TIOCA1/ IRQ0	P14/TIOCA1/ IRQ0	P14/TIOCA1/ IRQ0	P14/TIOCA1/ IRQ0	NC	
39	42	P15/TIOCB1/ TCLKC	P15/TIOCB1/ TCLKC	P15/TIOCB1/ TCLKC	P15/TIOCB1/ TCLKC	NC	
40	43	P16/TIOCA2/ IRQ1	P16/TIOCA2/ IRQ1	P16/TIOCA2/ IRQ1	P16/TIOCA2/ IRQ1	NC	
41	44	P17/TIOCB2/ TCLKD	P17/TIOCB2/ TCLKD	P17/TIOCB2/ TCLKD	P17/TIOCB2/ TCLKD	NC	
42	45	AVSS	AVSS	AVSS	AVSS	VSS	
43	46	P97	P97	P97	P97	NC	
44	47	P96	P96	P96	P96	NC	
45	48	P47/AN7	P47/AN7	P47/AN7	P47/AN7	NC	
46	49	P46/AN6	P46/AN6	P46/AN6	P46/AN6	NC	
47	50	P45/AN5	P45/AN5	P45/AN5	P45/AN5	NC	
48	51	P44/AN4	P44/AN4	P44/AN4	P44/AN4	NC	
49	52	P43/AN3	P43/AN3	P43/AN3	P43/AN3	NC	
50	53	P42/AN2	P42/AN2	P42/AN2	P42/AN2	NC	
51	54	P41/AN1	P41/AN1	P41/AN1	P41/AN1	NC	
52	55	P40/AN0	P40/AN0	P40/AN0	P40/AN0	NC	
53	56	Vref	Vref	Vref	Vref	VCC	
54	57	AVCC	AVCC	AVCC	AVCC	VCC	
55	58	MD0	MD0	MD0	MD0	VSS	

Table 1-3 Pin Functions in Each Operating Mode (cont)

HITACHI

Pin No.		Pin Name				
TFP-100B TFP-100G FP-100B	FP-100A	Mode 4	Mode 5	Mode 6	Mode 7	PROM Mode
56	59	MD1	MD1	MD1	MD1	VSS
57	60	OSC2	OSC2	OSC2	OSC2	NC
58	61	OSC1	OSC1	OSC1	OSC1	NC
59	62	RES	RES	RES	RES	VPP
60	63	NMI	NMI	NMI	NMI	A9
61	64	STBY	STBY	STBY	STBY	VSS
62	65	VCC	VCC	VCC	VCC	VCC
63	66	XTAL	XTAL	XTAL	XTAL	NC
64	67	VSS	VSS	VSS	VSS	VSS
65	68	EXTAL	EXTAL	EXTAL	EXTAL	NC
66	69	FWE	FWE	FWE	FWE	NC
67	70	MD2	MD2	MD2	MD2	VSS
68	71	PF7/ø	PF7/ø	PF7/ø	PF7/ø	NC
69	72	ĀS	ĀS	ĀS	PF6	NC
70	73	RD	RD	RD	PF5	NC
71	74	HWR	HWR	HWR	PF4	NC
72	75	PF3/LWR/ ADTRG/IRQ3	PF3/LWR/ ADTRG/IRQ3	PF3/LWR/ ADTRG/IRQ3	PF3/ADTRG/ IRQ3	NC
73	76	PF2/WAIT	PF2/WAIT	PF2/WAIT	PF2	CE
74	77	PF1/BACK/BUZZ	PF1/BACK/BUZZ	PF1/BACK/BUZZ	PF1/BUZZ	PGM
75	78	PF0/BREQ/IRQ2	PF0/BREQ/IRQ2	PF0/BREQ/IRQ2	PF0/IRQ2	NC
76	79	P30/TxD0	P30/TxD0	P30/TxD0	P30/TxD0	NC
77	80	P31/RxD1	P31/RxD1	P31/RxD1	P31/RxD1	NC
78	81	P32/SCK0/IRQ4	P32/SCK0/IRQ4	P32/SCK0/IRQ4	P32/SCK0/IRQ4	NC
79	82	P33/TxD1	P33/TxD1	P33/TxD1	P33/TxD1	NC
80	83	P34/RxD1	P34/RxD1	P34/RxD1	P34/RxD1	NC
81	84	P35/SCK1/IRQ5	P35/SCK1/IRQ5	P35/SCK1/IRQ5	P35/SCK1/IRQ5	NC
82	85	P36	P36	P36	P36	NC
83	86	P77/TxD3	P77/TxD3	P77/TxD3	P77/TxD3	NC
84	87	P76/RxD3	P76/RxD3	P76/RxD3	P76/RxD3	NC
85	88	P75/SCK3	P75/SCK3	P75/SCK3	P75/SCK3	NC

Table 1-3 Pin Functions in Each Operating Mode (cont)

18

Pin No.		Pin Name				
TFP-100B TFP-100G FP-100B	FP-100A	Mode 4	Mode 5	Mode 6	Mode 7	PROM Mode
86	89	P74/MRES	P74/MRES	P74/MRES	P74/MRES	NC
87	90	P73/TMO1/CS7	P73/TMO1/CS7	P73/TMO1/CS7	P73/TMO1	NC
88	91	P72/TMO0/CS6	P72/TMO0/CS6	P72/TMO0/CS6	P72/TMO0	NC
89	92	P71/CS5	P71/CS5	P71/CS5	P71	NC
90	93	P70/TMRI01/ TMCI01/CS4	P70/TMRI01/ TMCI01/ CS4	P70/TMRI01/ TMCI01/ CS4	P70/TMRI01/ TMCI01	NC
91	94	PG0/IRQ6	PG0/IRQ6	PG0/IRQ6	PG0/IRQ6	NC
92	95	PG1/CS3/IRQ7	PG1/CS3/IRQ7	PG1/CS3/IRQ7	PG1/IRQ7	NC
93	96	PG2/CS2	PG2/CS2	PG2/CS2	PG2	NC
94	97	PG3/CS1	PG3/CS1	PG3/CS1	PG3	NC
95	98	PG4/CS0	PG4/CS0	PG4/CS0	PG4	NC
96	99	PE0/D0	PE0/D0	PE0/D0	PE0	NC
97	100	PE1/D1	PE1/D1	PE1/D1	PE1	NC
98	101	PE2/D2	PE2/D2	PE2/D2	PE2	NC
99	102	PE3/D3	PE3/D3	PE3/D3	PE3	NC
100	103	PE4/D4	PE4/D4	PE4/D4	PE4	NC

Table 1-3	Pin Functions in Each Operating Mode (cont)
-----------	--

1.3.3 Pin Functions

Table 1-4 outlines the pin functions of the H8S/2237 Series and H8S/2227 Series.

Туре	Symbol	I/O	Name and Function
Power	VCC	Input	Power supply: For connection to the power supply. All $V_{\rm cc}$ pins should be connected to the system power supply.
	VSS	Input	Ground: For connection to ground (0 V). All V_{ss} pins should be connected to the system power supply (0 V).
Clock	XTAL	Input	Crystal: Connects to a crystal oscillator. See section 19, Clock Pulse Generator, for typical connection diagrams for a crystal oscillator and external clock input.
	EXTAL	Input	External clock: Connects to a crystal oscillator. The EXTAL pin can also input an external clock. See section 19, Clock Pulse Generator, for typical connection diagrams for a crystal oscillator and external clock input.
	OSC1	Input	Subclock: Connects to a 32.768 kHz crystal oscillator. See section 19, Clock Pulse Generator, for typical connection diagrams for a crystal oscillator.
	OSC2	Input	Subclock: Connects to a 32.768 kHz crystal oscillator. See section 19, Clock Pulse Generator, for typical connection diagrams for a crystal oscillator.
	Ø	Output	System clock: Supplies the system clock to an external device.

Table 1-4Pin Functions

Туре	Symbol	I/O	Name a	nd Functio	on	
Operating mode control	MD2 to MD0	Input	betweer mode is	n the setting shown bel e H8S/223	gs of pins M ow. These	e operating mode. The relation ID2 to MD0 and the operating pins should not be changed d H8S/2227 Series is
			MD2	MD1	MD0	Operating Mode
			0	0	0	
					1	_
				1	0	_
					1	_
			1	0	0	Mode 4
					1	Mode 5
				1	0	Mode 6
					1	Mode 7
System control	RES	Input		put: When n reset sta	•	driven low, the chip enters the
	MRES	Input		reset: Whe ual reset s	-	s driven low, the chip enters
	STBY	Input	-	: When this e standby		en low, a transition is made to
	BREQ	Input				rnal bus master to issue a bus es and H8S/2227 Series.
	BACK	Output			wledge: Inc ernal bus m	licates that the bus has been aster.
	FWE	Input	Flash w stage)	rite enable:	: Pin for use	e by flash memory (In planning
Interrupts	NMI	Input				ests a nonmaskable interrupt. hould be fixed high.
	IRQ7 to IRQ0	Input	Interrupt interrupt	-	to 0: These	e pins request a maskable
Address bus	A23 to A0	Output	Address	bus: Thes	e pins outp	ut an address.
Data bus	D15 to D0	I/O	Data bu	s: These p	ins constitu	te a bidirectional data bus.

Table 1-4 Pin Functions (cont)

HITACHI

Туре	Symbol	I/O	Name and Function
Bus control	$\frac{\overline{\text{CS7}}}{\overline{\text{CS0}}}$ to	Output	Chip select: Signals for selecting areas 7 to 0.
	ĀS	Output	Address strobe: When this pin is low, it indicates that address output on the address bus is enabled.
	RD	Output	Read: When this pin is low, it indicates that the external address space can be read.
	HWR	Output	High write: A strobe signal that writes to external space and indicates that the upper half (D15 to D8) of the data bus is enabled.
	LWR	Output	Low write: A strobe signal that writes to external space and indicates that the lower half (D7 to D0) of the data bus is enabled.
	WAIT	Input	Wait: Requests insertion of a wait state in the bus cycle when accessing external 3-state address space.
16-bit timer- pulse unit (TPU)	TCLKD to TCLKA	Input	Clock input D to A: These pins input an external clock.
	TIOCA0, TIOCB0, TIOCC0, TIOCD0	I/O	Input capture/ output compare match A0 to D0: The TGR0A to TGR0D input capture input or output compare output, or PWM output pins.
	TIOCA1, TIOCB1	I/O	Input capture/ output compare match A1 and B1: The TGR1A and TGR1B input capture input or output compare output, or PWM output pins.
	TIOCA2, TIOCB2	I/O	Input capture/ output compare match A2 and B2: The TGR2A and TGR2B input capture input or output compare output, or PWM output pins.
	TIOCA3, TIOCB3, TIOCC3, TIOCD3	I/O	Input capture/ output compare match A3 to D3: The TGR3A to TGR3D input capture input or output compare output, or PWM output pins (H8S/2237 Series only).
	TIOCA4, TIOCB4	I/O	Input capture/ output compare match A4 and B4: The TGR4A and TGR4B input capture input or output compare output, or PWM output pins (H8S/2237 Series only).
	TIOCA5, TIOCB5	I/O	Input capture/ output compare match A5 and B5: The TGR5A and TGR5B input capture input or output compare output, or PWM output pins (H8S/2237 Series only).

Table 1-4Pin Functions (cont)

Туре	Symbol	I/O	Name and Function
8-bit timer	TMO0, TMO1	Output	Compare match output: The compare match output pins.
	TMCI01	Input	Counter external clock input: Input pins for the external clock input to the counter.
	TMRI01	Input	Counter external reset input: The counter reset input pins.
Watchdog timer (WDT)	BUZZ	Output	BUZZ output: Outputs pulses scaled by the watchdog timer.
Serial communication interface (SCI) Smart Card	TxD3, TxD2, TxD1, TxD0	Output	Transmit data: Data output pins. (TxD2 is provided only in the H8S/2237 Series)
interface	RxD3, RxD2, RxD1, RxD0	Input	Receive data: Data input pins. (RxD2 is provided only in the H8S/2237 Series)
	SCK3, SCK2, SCK1 SCK0	I/O	Serial clock: Clock I/O pins. (SCK2 is provided only in the H8S/2237 Series)
A/D converter	AN7 to AN0	Input	Analog 7 to 0: Analog input pins.
	ADTRG	Input	A/D conversion external trigger input: Pin for input of an external trigger to start A/D conversion.
D/A converter	DA1, DA0	Output	Analog output: D/A converter analog output pins. (H8S/2237 Series only)
A/D converter and D/A converters	AV _{cc}	Input	This is the power supply pin for the A/D converter and D/A converter. When the A/D converter and D/A converter are not used, this pin should be connected to the system power supply (+3 V).
	AV _{ss}	Input	This is the ground pin for the A/D converter and D/A converter. This pin should be connected to the system power supply (0 V).
	V _{ref}	Input	This is the reference voltage input pin for the A/D converter and D/A converter. When the A/D converter and D/A converter are not used, this pin should be connected to the system power supply (+3 V).

Table 1-4 Pin Functions (cont)

Туре	Symbol	I/O	Name and Function
I/O ports	P17 to P10	I/O	Port 1: An 8-bit I/O port. Input or output can be designated for each bit by means of the port 1 data direction register (P1DDR).
	P36 to P30	I/O	Port 3: A 7-bit I/O port. Input or output can be designated for each bit by means of the port 3 data direction register (P3DDR).
	P47 to P40	Input	Port 4: An 8-bit input port.
	P77 to P70	I/O	Port 7: An 8-bit I/O port. Input or output can be designated for each bit by means of the port 7 data direction register (P7DDR).
	P97, P96	Input	Port 9: A 2-bit input port.
	PA3 to PA0	I/O	Port A: A 4-bit I/O port. Input or output can be designated for each bit by means of the port A data direction register (PADDR).
	PB7 to PB0	I/O	Port B: An 8-bit I/O port. Input or output can be designated for each bit by means of the port B data direction register (PBDDR).
	PC7 to PC0	I/O	Port C: An 8-bit I/O port. Input or output can be designated for each bit by means of the port C data direction register (PCDDR).
	PD7 to PD0	I/O	Port D: An 8-bit I/O port. Input or output can be designated for each bit by means of the port D data direction register (PDDDR).
	PE7 to PE0	I/O	Port E: An 8-bit I/O port. Input or output can be designated for each bit by means of the port E data direction register (PEDDR).
	PF7 to PF0	I/O	Port F: An 8-bit I/O port. Input or output can be designated for each bit by means of the port F data direction register (PFDDR).
	PG4 to PG0	I/O	Port G: A 5-bit I/O port. Input or output can be designated for each bit by means of the port G data direction register (PGDDR).

Table 1-4Pin Functions (cont)

Section 2 CPU

2.1 Overview

The H8S/2000 CPU is a high-speed central processing unit with an internal 32-bit architecture that is upward-compatible with the H8/300 and H8/300H CPUs. The H8S/2000 CPU has sixteen 16-bit general registers, can address a 16-Mbyte (architecturally 4-Gbyte) linear address space, and is ideal for realtime control.

2.1.1 Features

The H8S/2000 CPU has the following features.

- Upward-compatible with H8/300 and H8/300H CPUs
 Can execute H8/300 and H8/300H object programs
- General-register architecture
 - Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers)
- Sixty-five basic instructions
 - 8/16/32-bit arithmetic and logic instructions
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
- Eight addressing modes
 - Register direct [Rn]
 - Register indirect [@ERn]
 - Register indirect with displacement [@(d:16,ERn) or @(d:32,ERn)]
 - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
 - Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]
 - Immediate [#xx:8, #xx:16, or #xx:32]
 - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
 - Memory indirect [@@aa:8]
- 16-Mbyte address space
 - Program: 16 Mbytes
 - Data: 16 Mbytes (4 Gbytes architecturally)

- High-speed operation
 - All frequently-used instructions execute in one or two states

— Maximum clock rate	: 10 MHz (ZTAT version) 13 MHz (Mask ROM version)
- 8/16/32-bit register-register add/subtract	: 100 ns (at 10 MHz operation)
— 8×8 -bit register-register multiply	: 1200 ns (at 10 MHz operation)
— 16 ÷ 8-bit register-register divide	: 1200 ns (at 10 MHz operation)
— 16×16 -bit register-register multiply	: 2000 ns (at 10 MHz operation)
— 32 ÷ 16-bit register-register divide	: 2000 ns (at 10 MHz operation)

- Two CPU operating modes
 - Normal mode*
 - Advanced mode

Note: * Not available in the H8S/2237 Series and H8S/2227 Series.

- Power-down state
 - Transition to power-down state by SLEEP instruction
 - CPU clock speed selection

2.1.2 Differences between H8S/2600 CPU and H8S/2000 CPU

The differences between the H8S/2600 CPU and the H8S/2000 CPU are as shown below.

Register configuration

The MAC register is supported only by the H8S/2600 CPU.

- Basic instructions The four instructions MAC, CLRMAC, LDMAC, and STMAC are supported only by the H8S/2600 CPU.
- Number of execution states

The number of exection states of the MULXU and MULXS instructions.

		Int	ernal Operation	
Instruction	Mnemonic	H8S/2600	H8S/2000	
MULXU	MULXU.B Rs, Rd	3	12	
	MULXU.W Rs, ERd	4	20	
MULXS	MULXS.B Rs, Rd	4	13	
	MULXS.W Rs, ERd	5	21	

There are also differences in the address space, CCR and EXR register functions, power-down state, etc., depending on the product.

2.1.3 Differences from H8/300 CPU

In comparison to the H8/300 CPU, the H8S/2000 CPU has the following enhancements.

- More general registers and control registers
 - Eight 16-bit expanded registers, plus one 8-bit and two 32-bit control registers, have been added.
- Expanded address space
 - Normal mode* supports the same 64-kbyte address space as the H8/300 CPU.
 - Advanced mode supports a maximum 16-Mbyte address space.

Note: * Not available in the H8S/2237 Series and H8S/2227 Series.

- Enhanced addressing
 - The addressing modes have been enhanced to make effective use of the 16-Mbyte address space.
- Enhanced instructions
 - Addressing modes of bit-manipulation instructions have been enhanced.
 - Signed multiply and divide instructions have been added.
 - Two-bit shift instructions have been added.
 - Instructions for saving and restoring multiple registers have been added.
 - A test and set instruction has been added.
- Higher speed
 - Basic instructions execute twice as fast.

2.1.4 Differences from H8/300H CPU

In comparison to the H8/300H CPU, the H8S/2000 CPU has the following enhancements.

- Additional control register
 - One 8-bit and two 32-bit control registers have been added.
- Enhanced instructions
 - Addressing modes of bit-manipulation instructions have been enhanced.
 - Two-bit shift instructions have been added.
 - Instructions for saving and restoring multiple registers have been added.
 - A test and set instruction has been added.

HITACHI

• Higher speed

- Basic instructions execute twice as fast.

2.2 CPU Operating Modes

The H8S/2000 CPU has two operating modes: normal* and advanced. Normal mode supports a maximum 64-kbyte address space. Advanced mode supports a maximum 16-Mbyte total address space (architecturally a maximum 16-Mbyte program area and a maximum of 4 Gbytes for program and data areas combined). The mode is selected by the mode pins of the microcontroller.

Note: * Not available in the H8S/2237 Series and H8S/2227 Series.




Figure 2-1 CPU Operating Modes

(1) Normal Mode (not available in the H8S/2237 Series and H8S/2227 Series)

The exception vector table and stack have the same structure as in the H8/300 CPU.

Address Space: A maximum address space of 64 kbytes can be accessed.

Extended Registers (En): The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers. When En is used as a 16-bit register it can contain any value, even when the corresponding general register (Rn) is used as an address register. If the general register is referenced in the register indirect addressing mode with pre-decrement (@–Rn) or post-increment (@Rn+) and a carry or borrow occurs, however, the value in the corresponding extended register (En) will be affected.

Instruction Set: All instructions and addressing modes can be used. Only the lower 16 bits of effective addresses (EA) are valid.

28

Exception Vector Table and Memory Indirect Branch Addresses: In normal mode the top area starting at H'0000 is allocated to the exception vector table. One branch address is stored per 16 bits. The configuration of the exception vector table in normal mode is shown in figure 2-2. For details of the exception vector table, see section 4, Exception Handling.




Figure 2-2 Exception Vector Table (Normal Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. In normal mode the operand is a 16-bit word operand, providing a 16bit branch address. Branch addresses can be stored in the top area from H'0000 to H'00FF. Note that this area is also used for the exception vector table.

Stack Structure: When the program counter (PC) is pushed onto the stack in a subroutine call, and the PC, condition-code register (CCR), and extended control register (EXR) are pushed onto the stack in exception handling, they are stored as shown in figure 2-3. When EXR is invalid, it is not pushed onto the stack. For details, see section 4, Exception Handling.




Figure 2-3 Stack Structure in Normal Mode

(2) Advanced Mode

Address Space: Linear access is provided to a 16-Mbyte maximum address space (architecturally a maximum 16-Mbyte program area and a maximum 4-Gbyte data area, with a maximum of 4 Gbytes for program and data areas combined).

Extended Registers (En): The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers or address registers.

Instruction Set: All instructions and addressing modes can be used.

30

Exception Vector Table and Memory Indirect Branch Addresses: In advanced mode the top area starting at H'00000000 is allocated to the exception vector table in units of 32 bits. In each 32 bits, the upper 8 bits are ignored and a branch address is stored in the lower 24 bits (figure 2-4). For details of the exception vector table, see section 4, Exception Handling.




Figure 2-4 Exception Vector Table (Advanced Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. In advanced mode the operand is a 32-bit longword operand, providing a 32-bit branch address. The upper 8 bits of these 32 bits are a reserved area that is regarded as H'00. Branch addresses can be stored in the area from H'00000000 to H'000000FF. Note that the first part of this range is also the exception vector table.

Stack Structure: In advanced mode, when the program counter (PC) is pushed onto the stack in a subroutine call, and the PC, condition-code register (CCR), and extended control register (EXR) are pushed onto the stack in exception handling, they are stored as shown in figure 2-5. When EXR is invalid, it is not pushed onto the stack. For details, see section 4, Exception Handling.




Figure 2-5 Stack Structure in Advanced Mode

HITACHI

2.3 Address Space

Figure 2-6 shows a memory map of the H8S/2000 CPU. The H8S/2000 CPU provides linear access to a maximum 64-kbyte address space in normal mode, and a maximum 16-Mbyte (architecturally 4-Gbyte) address space in advanced mode.




Figure 2-6 Memory Map

2.4 Register Configuration

2.4.1 Overview

The CPU has the internal registers shown in figure 2-7. There are two types of registers: general registers and control registers.




Figure 2-7 CPU Registers

2.4.2 General Registers

The CPU has eight 32-bit general registers. These general registers are all functionally alike and can be used as both address registers and data registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. When the general registers are used as 32-bit registers or address registers, they are designated by the letters ER (ER0 to ER7).

The ER registers divide into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit general registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum sixteen 8-bit registers.

Figure 2-8 illustrates the usage of the general registers. The usage of each register can be selected independently.




Figure 2-8 Usage of General Registers

General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2-9 shows the stack.




Figure 2-9 Stack

2.4.3 Control Registers

The control registers are the 24-bit program counter (PC), 8-bit extended control register (EXR), and 8-bit condition-code register (CCR).

(1) **Program Counter (PC):** This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched, the least significant PC bit is regarded as 0.)

(2) Extended Control Register (EXR): This 8-bit register contains the trace bit (T) and interrupt mask bit.

Bit 7—Trace Bit (T): Selects trace mode. When this bit is cleared to 0, instructions are executed in sequence. When this bit is set to 1, a trace exception is generated each time an instruction is executed.

Bits 6 to 3—Reserved: These bits are reserved. They are always read as 1.

36

Bits 2 to 0—Interrupt Mask Bits (I2 to I0): These bits designate the interrupt mask level (0 to 7). For details, refer to section 5, Interrupt Controller.

Operations can be performed on the EXR bits by the LDC, STC, ANDC, ORC, and XORC instructions. All interrupts, including NMI, are disabled for three states after one of these instructions is executed, except for STC.

(3) Condition-Code Register (CCR): This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags.

Bit 7—Interrupt Mask Bit (I): Masks interrupts other than NMI when set to 1. (NMI is accepted regardless of the I bit setting.) The I bit is set to 1 by hardware at the start of an exception-handling sequence. For details, refer to section 5, Interrupt Controller.

Bit 6—User Bit or Interrupt Mask Bit (UI): Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions. With the H8S/2237 Series and H8S/2227 Series, this bit cannot be used as an interrupt mask bit.

Bit 5—Half-Carry Flag (H): When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.

Bit 4—User Bit (U): Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.

Bit 3—Negative Flag (N): Stores the value of the most significant bit (sign bit) of data.

Bit 2-Zero Flag (Z): Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.

Bit 1—Overflow Flag (V): Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.

Bit 0—Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to indicate a carry

The carry flag is also used as a bit accumulator by bit manipulation instructions.

HITACHI

Some instructions leave some or all of the flag bits unchanged. For the action of each instruction on the flag bits, refer to Appendix A.1, List of Instructions.

Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch (Bcc) instructions.

2.4.4 Initial Register Values

Reset exception handling loads the CPU's program counter (PC) from the vector table, clears the trace bit in EXR to 0, and sets the interrupt mask bits in CCR and EXR to 1. The other CCR bits and the general registers are not initialized. In particular, the stack pointer (ER7) is not initialized. The stack pointer should therefore be initialized by an MOV.L instruction executed immediately after a reset.

2.5 Data Formats

The CPU can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n (n = 0, 1, 2, ..., 7) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

2.5.1 General Register Data Formats

Data Type **Register Number Data Format** 1-bit data RnH 0 5 2 0 6 4 3 1 Don't care 1-bit data RnL 0 7 6 5 Don't care 4 3 2 1 0 4-bit BCD data RnH 43 0 Lower Upper Don't care 4-bit BCD data RnL 43 0 Don't care Upper Lower Byte data RnH 0 Don't care MSB LSB Byte data RnL 0 Don't care LSB MSB

Figure 2-10 shows the data formats in general registers.

Figure 2-10 General Register Data Formats




Figure 2-10 General Register Data Formats (cont)

HITACHI

2.5.2 Memory Data Formats

Figure 2-11 shows the data formats in memory. The CPU can access word data and longword data in memory, but word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, no address error occurs but the least significant bit of the address is regarded as 0, so the access starts at the preceding address. This also applies to instruction fetches.

Data Type				Dat	a Fo	orma	t		
	Address	_			_	_			
		7							0
1-bit data	Address L	7	6	5	4	3	2	1	0
Byte data	Address L	MSB			-		-	-	LSB
Word data	Address 2M	MSB		 	1	 	 		1
	Address 2M + 1			-	-	-	-	1	LSB
						_			_
Longword data	Address 2N	MSB		- - - -	1	- - - -	1	-	-
	Address 2N + 1			1	1	1	1	1	
	Address 2N + 2			 	 	 	 	 	
	Address 2N + 3				- - -		- - -		LSB
					_				

Figure 2-11 Memory Data Formats

When ER7 is used as an address register to access the stack, the operand size should be word size or longword size.

2.6 Instruction Set

2.6.1 Overview

The H8S/2000 CPU has 65 types of instructions. The instructions are classified by function in table 2-1.

Table 2-1 Instruction Class	ification
-------------------------------	-----------

Function	Instructions	Size	Types
Data transfer	MOV	BWL	5
	POP* ¹ , PUSH* ¹	WL	-
	LDM, STM	L	-
	MOVFPE, MOVTPE* ³	В	-
Arithmetic	ADD, SUB, CMP, NEG	BWL	19
operations	ADDX, SUBX, DAA, DAS	В	-
	INC, DEC	BWL	-
	ADDS, SUBS	L	-
	MULXU, DIVXU, MULXS, DIVXS	BW	-
	EXTU, EXTS	WL	-
	TAS	В	-
Logic operations	AND, OR, XOR, NOT	BWL	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	BWL	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BLD, BILD, BST, BIST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR	В	14
Branch	Bcc* ² , JMP, BSR, JSR, RTS	_	5
System control	TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	_	9
Block data transfer	EEPMOV	_	1
		Tatal	6F

Total: 65

Notes: B-byte size; W-word size; L-longword size.

- POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W Rn, @-SP. POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV.L ERn, @-SP.
- 2. Bcc is the general name for conditional branch instructions.
- 3. Cannot be used in the H8S/2237 Series and H8S/2227 Series.

2.6.2 Instructions and Addressing Modes

Image: constraint of the straint of								A	Addressing Modes	g Modes						
MOV BWL BWL BWL BWL BWL BWL C BWL BWL C	Function	Instruction	xx#	uЯ	@EK ⁿ	(nЯ∃,ð1:b)@	@(d:32,ERn)	+uX3@\nX3-@	8:66@	91:66@	42:66@	S5:66@	@(d:8;PC)		@(d:16,PC)	@(q:16,PC) @@aa:8
POP, PUSH -	Data	MOV	BWL	BWL	BWL	BWL	BWL	BWL	۵	BWL	1	BWL	1		1	
LDM.STM	transfer	POP, PUSH	I	I	I	I		1	I	I	I	I	I	· ·		1
Movppe.* Image: section of the s		LDM, STM	I		I	I	I	1	I	I	I	I	I	l '		1
ADD, CMP BWL BWL I </td <th></th> <td>MOVFPE,* MOVTPE*</td> <td>Ι</td> <td> </td> <td>I</td> <td> </td> <td>I</td> <td>Ι</td> <td>1</td> <td>а</td> <td> </td> <td>Ι</td> <td>I</td> <td>1</td> <td>1</td> <td> </td>		MOVFPE,* MOVTPE*	Ι		I		I	Ι	1	а		Ι	I	1	1	
SUB ML BML - <th>Arithmetic</th> <td></td> <td>BWL</td> <td>BWL</td> <td>I</td> <td>I</td> <td>1</td> <td>1</td> <td>I</td> <td>I</td> <td>I</td> <td>I</td> <td>I</td> <td></td> <td></td> <td>1</td>	Arithmetic		BWL	BWL	I	I	1	1	I	I	I	I	I			1
MBX B	operations		٨٢	BWL					1	1	1		1			1
Image: Constraint of the state of the s		ADDX, SUBX	в	в	Ι	I	1	1	I	I	I	1	I	I		I
Image: Sector		ADDS, SUBS	I	_	I	I	I	1	I	I	I	I	I	I		I
N N N N N N N N N N N N N N N N N N N N N N </td <th></th> <td>INC, DEC</td> <td>I</td> <td>BWL</td> <td>I</td> <td>I</td> <td>1</td> <td>1</td> <td>I</td> <td>I</td> <td>I</td> <td>I</td> <td>I</td> <td> </td> <td></td> <td>I</td>		INC, DEC	I	BWL	I	I	1	1	I	I	I	I	I			I
XIII I		DAA, DAS		ш	1				1			1	1			1
Matrix Matrix <th></th> <td>MULXU, DIVXU</td> <td> </td> <td>BW</td> <td> </td> <td>1</td> <td>I</td> <td></td> <td> </td>		MULXU, DIVXU		BW									1	I		
EXLS I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I		MULXS, DIVXS		BW		1	I		I	1			I	1		
J, EXTS - WL -<		NEG	Ι	BWL	Ι	I	I	I	I	I	I	I	I			I
		EXTU, EXTS	1	ML	I	1	1	1	I	I	I	1	I			1
		TAS	I		В	1	I		I	I	I		I	Ι		

Table 2-2 indicates the combinations of instructions and addressing modes that the H8S/2600 CPU can use.

Table 2-2 Combinations of Instructions and Addressing Modes

Instruction	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$								A	Addressing Modes	g Modes						
AND, OR, XOR BWL II II II II III IIII IIII IIII IIII IIII IIII IIII IIIII IIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	MD, OR,	Function	Instruction	xx#	Вn	u8∃@	@(d:16,ERn)	@(d:32,ERn)	+uX3@\nX3-@	@aa:6	@aa:16	42:56®	Q.88:52	@(q:8;PC)	@(d:16,PC)	8:66@@	_
	NOT BWL <td>Logic operations</td> <td></td> <td>BWL</td> <td>BWL</td> <td>I</td> <td>I</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>I</td> <td>I</td> <td>I</td> <td>1</td>	Logic operations		BWL	BWL	I	I	1	1	1	1	1	1	I	I	I	1
$ \begin{array}{ $	Initiation Initiatintintiation Initiation <t< td=""><td></td><td>NOT</td><td> </td><td>BWL</td><td>1</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td>1</td><td> </td><td>I</td></t<>		NOT		BWL	1									1		I
	Indition Image B B C B C B C B C B C C B C C B C <t< td=""><td>Shift</td><td></td><td>I</td><td>BWL</td><td>I</td><td>I</td><td>1</td><td>1</td><td>1</td><td>1</td><td>I</td><td>1</td><td>1</td><td>I</td><td>I</td><td>I</td></t<>	Shift		I	BWL	I	I	1	1	1	1	I	1	1	I	I	I
BCG, BSR III IIII IIII IIII IIII IIII IIII IIII IIII IIII IIIII IIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	Bcc, BSR I<	Bit manipula	ttion	1	ш	в	1	1	1	в	в	I	ß	1	1	1	I
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	JMP.JSR I </td <td>Branch</td> <td>Bcc, BSR</td> <td> </td> <td>I</td> <td>1</td> <td>1</td> <td> </td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td>	Branch	Bcc, BSR		I	1	1		1	1	1	1	1	0	0	1	1
RTS <td>RTS 1</td> <td></td> <td>JMP, JSR</td> <td>I</td> <td>I</td> <td>I</td> <td>I</td> <td>I</td> <td>I</td> <td>1</td> <td>I</td> <td>0</td> <td>I</td> <td>1</td> <td>I</td> <td>0</td> <td>I</td>	RTS 1		JMP, JSR	I	I	I	I	I	I	1	I	0	I	1	I	0	I
TRAPA <th-< td=""><td>TRAPA <!--</td--><td></td><td>RTS</td><td>I</td><td>I</td><td>I</td><td>I</td><td>I</td><td>I</td><td>1</td><td>I</td><td>I</td><td>I</td><td>1</td><td>I</td><td>I</td><td>0</td></td></th-<>	TRAPA </td <td></td> <td>RTS</td> <td>I</td> <td>I</td> <td>I</td> <td>I</td> <td>I</td> <td>I</td> <td>1</td> <td>I</td> <td>I</td> <td>I</td> <td>1</td> <td>I</td> <td>I</td> <td>0</td>		RTS	I	I	I	I	I	I	1	I	I	I	1	I	I	0
RTE	RTE I	System	TRAPA	I	I	I	I	1	1	1	I	I	I	I	I	I	0
EP I	SLEEP <th-< td=""><td>control</td><td>RTE</td><td>Ι</td><td>I</td><td>I</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>I</td><td>1</td><td>1</td><td>I</td><td>I</td><td>0</td></th-<>	control	RTE	Ι	I	I	1	1	1	1	1	I	1	1	I	I	0
B B W W W M C, C, C, C, C B W W W I I C, C, C, C, C B W W W I I I I C, C, C, C B W W W I I I I I I I<	LDC B W W W W H W H		SLEEP	I			1	1	1		1	I	1	1	1	I	0
matrix matrix matrix matrix matrix	STC ID W W W W ID ID <td></td> <td>LDC</td> <td>ш</td> <td>в</td> <td>N</td> <td>×</td> <td>×</td> <td>N</td> <td>1</td> <td>×</td> <td>I</td> <td>×</td> <td>1</td> <td>1</td> <td>I</td> <td>I</td>		LDC	ш	в	N	×	×	N	1	×	I	×	1	1	I	I
C, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20	ANDC, ORC,XORC B I NDP I I I I NOP I I I I I NOP I I I I I I NOP I I I I I I I Iatarster I I I I I I I		STC	Ι	в	Ν	M	M	M	1	M	Ι	M	Ι	I	I	I
	NOP I		ANDC, ORC, XORC	В	I	I	I		I		I				Ι	Ι	Ι
	ta transfer		NOP	I	I	I	I	I	I	I	I	I	I		1	I	0
	Legend B: Byte M: Word L: Lonaword	Block data ti	ransfer	I	Ι	I	Ι	Ι	1			Ι	1	1	I	I	BW

Table 2-2Combinations of Instructions and Addressing Modes (cont)

HITACHI

2.6.3 Table of Instructions Classified by Function

Table 2-3 summarizes the instructions in each functional category. The notation used in table 2-3 is defined below.

Operation Notat	ion			
Rd	General register (destination)*			
Rs	General register (source)*			
Rn	General register*			
ERn	General register (32-bit register)			
(EAd)	Destination operand			
(EAs)	Source operand			
EXR	Extended control register			
CCR	Condition-code register			
N	N (negative) flag in CCR			
Z	Z (zero) flag in CCR			
V	V (overflow) flag in CCR			
С	C (carry) flag in CCR			
PC	Program counter			
SP	Stack pointer			
#IMM	Immediate data			
disp	Displacement			
+	Addition			
_	Subtraction			
×	Multiplication			
÷	Division			
^	Logical AND			
V	Logical OR			
\oplus	Logical exclusive OR			
\rightarrow	Move			
7	NOT (logical complement)			
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length			

Note: * General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers (ER0 to ER7).

HITACHI

Туре	Instruction	Size*	Function
Data transfer	MOV	B/W/L	$(EAs) \rightarrow Rd, Rs \rightarrow (Ead)$ Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
	MOVFPE	В	Cannot be used in the H8S/2237 Series and H8S/2227 Series.
	MOVTPE	В	Cannot be used in the H8S/2237 Series and H8S/2227 Series.
	POP	W/L	$@SP+ \rightarrow Rn$ Pops a register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn.
	PUSH	W/L	$Rn \rightarrow @-SP$ Pushes a register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @-SP.
	LDM	L	@SP+ \rightarrow Rn (register list) Pops two or more general registers from the stack.
	STM	L	Rn (register list) \rightarrow @–SP Pushes two or more general registers onto the stack.

Table 2-3 Instructions Classified by Function

Note: * Size refers to the operand size.

B: Byte

W: Word

L: Longword

HITACHI

Туре	Instruction	Size*	Function
Arithmetic operations	ADD SUB	B/W/L	$Rd \pm Rs \rightarrow Rd$, $Rd \pm \#IMM \rightarrow Rd$ Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register. (Immediate byte data cannot be subtracted from byte data in a general register. Use the SUBX or ADD instruction.)
	ADDX SUBX	В	$Rd \pm Rs \pm C \rightarrow Rd$, $Rd \pm #IMM \pm C \rightarrow Rd$ Performs addition or subtraction with carry or borrow on byte data in two general registers, or on immediate data and data in a general register.
	INC DEC	B/W/L	$Rd \pm 1 \rightarrow Rd$, $Rd \pm 2 \rightarrow Rd$ Increments or decrements a general register by 1 or 2. (Byte operands can be incremented or decremented by 1 only.)
	ADDS SUBS	L	$\begin{array}{l} Rd\pm1\toRd, \ Rd\pm2\toRd, \ Rd\pm4\toRd\\ Adds \text{ or subtracts the value 1, 2, or 4 to or from data in a}\\ 32\text{-bit register.} \end{array}$
	DAA DAS	В	Rd decimal adjust \rightarrow Rd Decimal-adjusts an addition or subtraction result in a general register by referring to the CCR to produce 4-bit BCD data.
	MULXU	B/W	$Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registers: either 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits.
	MULXS	B/W	$Rd \times Rs \rightarrow Rd$ Performs signed multiplication on data in two general registers: either 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits.
	DIVXU	B/W	Rd ÷ Rs → Rd Performs unsigned division on data in two general registers: either 16 bits ÷ 8 bits → 8-bit quotient and 8-bit remainder or 32 bits ÷ 16 bits → 16-bit quotient and 16- bit remainder.

 Table 2-3
 Instructions Classified by Function (cont)

Note: * Size refers to the operand size.

B: Byte

W: Word

L: Longword

HITACHI

Туре	Instruction	Size*	Function
Arithmetic operations	DIVXS	B/W	$\begin{array}{l} Rd \div Rs \to Rd \\ Performs \text{ signed division on data in two general} \\ registers: either 16 bits \div 8 \text{ bits} \to 8 \text{-bit quotient and 8-bit} \\ remainder or 32 bits \div 16 \text{ bits} \to 16 \text{-bit quotient and 16-bit remainder.} \end{array}$
	СМР	B/W/L	Rd – Rs, Rd – #IMM Compares data in a general register with data in another general register or with immediate data, and sets CCR bits according to the result.
	NEG	B/W/L	$0 - Rd \rightarrow Rd$ Takes the two's complement (arithmetic complement) of data in a general register.
	EXTU	W/L	Rd (zero extension) \rightarrow Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by padding with zeros on the left.
	EXTS	W/L	Rd (sign extension) \rightarrow Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by extending the sign bit.
	TAS	В	@ERd – 0, 1 \rightarrow (<bit 7=""> of @Erd) Tests memory contents, and sets the most significant bit (bit 7) to 1.</bit>

Table 2-3 Instructions Classified by Function (cont)

Note: * Size refers to the operand size.

B: Byte

W: Word

L: Longword

HITACHI

Туре	Instruction	Size*	Function
Logic operations	AND	B/W/L	$Rd \wedge Rs \rightarrow Rd$, $Rd \wedge \#IMM \rightarrow Rd$ Performs a logical AND operation on a general register and another general register or immediate data.
	OR	B/W/L	$Rd \lor Rs \rightarrow Rd$, $Rd \lor \#IMM \rightarrow Rd$ Performs a logical OR operation on a general register and another general register or immediate data.
	XOR	B/W/L	$Rd \oplus Rs \rightarrow Rd$, $Rd \oplus #IMM \rightarrow Rd$ Performs a logical exclusive OR operation on a general register and another general register or immediate data.
	NOT	B/W/L	¬ (Rd) → (Rd) Takes the one's complement of general register contents.
Shift operations	SHAL SHAR	B/W/L	$\begin{array}{l} {\sf Rd} \mbox{ (shift)} \rightarrow {\sf Rd} \\ {\sf Performs an arithmetic shift on general register contents.} \\ {\sf 1-bit or 2-bit shift is possible.} \end{array}$
	SHLL SHLR	B/W/L	Rd (shift) \rightarrow Rd Performs a logical shift on general register contents. 1-bit or 2-bit shift is possible.
	ROTL ROTR	B/W/L	Rd (rotate) \rightarrow Rd Rotates general register contents. 1-bit or 2-bit rotation is possible.
	ROTXL ROTXR	B/W/L	Rd (rotate) \rightarrow Rd Rotates general register contents through the carry flag. 1-bit or 2-bit rotation is possible.

Note: * Size refers to the operand size.

B: Byte

W: Word

L: Longword

HITACHI

Туре	Instruction	Size*	Function
Bit- manipulation instructions	BSET	В	$1 \rightarrow$ (<bit-no.> of <ead>) Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.>
	BCLR	В	$0 \rightarrow$ (<bit-no.> of <ead>) Clears a specified bit in a general register or memory operand to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.>
	BNOT	В	¬ (<bit-no.> of <ead>) → (<bit-no.> of <ead>) Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediat data or the lower three bits of a general register.</ead></bit-no.></ead></bit-no.>
	BTST	В	¬ (<bit-no.> of <ead>) → Z Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.>
	BAND	В	$C \land (\text{sbit-No.> of }) \rightarrow C$ ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in th carry flag.
	BIAND	В	$C \land \neg$ (<bit-no.> of <ead>) $\rightarrow C$ ANDs the carry flag with the inverse of a specified bit i a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
	BOR	В	$C \lor (of) \rightarrow C$ ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
	BIOR	В	$C \lor \neg$ (<bit-no.> of <ead>) $\rightarrow C$ ORs the carry flag with the inverse of a specified bit in general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>

Table 2-3	Instructions	Classified	by Fu	nction	(cont)
-----------	--------------	------------	-------	--------	--------

Note: * Size refers to the operand size.

B: Byte

50

Туре	Instruction	Size*	Function
Bit- manipulation instructions	BXOR	В	$C \oplus (\langle bit-No. \rangle of \langle EAd \rangle) \rightarrow C$ Exclusive-ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
	BIXOR	В	$C \oplus \neg$ (<bit-no.> of <ead>) $\rightarrow C$ Exclusive-ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
	BLD	В	(<bit-no.> of <ead>) \rightarrow C Transfers a specified bit in a general register or memory operand to the carry flag.</ead></bit-no.>
	BILD	В	¬ (<bit-no.> of <ead>) → C Transfers the inverse of a specified bit in a general register or memory operand to the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
	BST	В	$C \rightarrow$ (<bit-no.> of <ead>) Transfers the carry flag value to a specified bit in a general register or memory operand.</ead></bit-no.>
	BIST	В	$\neg C \rightarrow (\text{-bit-No.> of -EAd>})$ Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data.

Table 2-3 Instructions Classified by Function (cont)

Note: * Size refers to the operand size.

B: Byte

Туре	Instruction	Size*	Function			
Branch instructions	Bcc		Branches to a specified address if a specified condition is true. The branching conditions are listed below.			
			Mnemonic	Description	Condition	
			BRA(BT)	Always (true)	Always	
			BRN(BF)	Never (false)	Never	
			BHI	High	$C \lor Z = 0$	
			BLS	Low or same	C ∨ Z = 1	
			BCC(BHS)	Carry clear (high or same)	C = 0	
			BCS(BLO)	Carry set (low)	C = 1	
			BNE	Not equal	Z = 0	
			BEQ	Equal	Z = 1	
			BVC	Overflow clear	V = 0	
			BVS	Overflow set	V = 1	
			BPL	Plus	N = 0	
			BMI	Minus	N = 1	
			BGE	Greater or equal	$N \oplus V = 0$	
			BLT	Less than	N ⊕ V = 1	
			BGT	Greater than	$Z \lor (N \oplus V) = 0$	
			BLE	Less or equal	$Z \lor (N \oplus V) = 1$	
	JMP	_	Branches unconditionally to a specified address. Branches to a subroutine at a specified address. Branches to a subroutine at a specified address.			
	BSR					
	JSR					
	RTS		Returns from a subroutine			

Table 2-3 Instructions Classified by Function (cont)

Туре	Instruction	Size*	Function
System control	TRAPA	_	Starts trap-instruction exception handling.
instructions	RTE	_	Returns from an exception-handling routine.
	SLEEP	—	Causes a transition to a power-down state.
	LDC	B/W	$(EAs) \rightarrow CCR$, $(EAs) \rightarrow EXR$ Moves the source operand contents or immediate data to CCR or EXR. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.
	STC	B/W	$CCR \rightarrow (EAd), EXR \rightarrow (EAd)$ Transfers CCR or EXR contents to a general register or memory. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.
	ANDC	В	$\label{eq:CCR} \begin{array}{l} CCR \land \#IMM \to CCR, EXR \land \#IMM \to EXR \\ Logically \ ANDs \ the \ CCR \ or \ EXR \ contents \ with \\ immediate \ data. \end{array}$
	ORC	В	$\label{eq:CCR} \begin{array}{l} CCR \lor \#IMM \to CCR, EXR \lor \#IMM \to EXR \\ Logically \ ORs \ the \ CCR \ or \ EXR \ contents \ with \ immediate \\ data. \end{array}$
	XORC	В	$\begin{array}{l} CCR \oplus \#IMM \to CCR, EXR \oplus \#IMM \to EXR \\ Logically exclusive-ORs the CCR or \mathsf{EXR contents with \\ immediate data. \end{array}$
	NOP	_	$PC + 2 \rightarrow PC$ Only increments the program counter.

 Table 2-3
 Instructions Classified by Function (cont)

Note: * Size refers to the operand size.

B: Byte

W: Word

HITACHI

Туре	Instruction	Size*	Function
Block data transfer instruction	EEPMOV.B	_	if R4L ≠ 0 then Repeat @ER5+ → @ER6+ R4L-1 → R4L Until R4L = 0 else next;
	EEPMOV.W	_	if R4 \neq 0 then Repeat @ER5+ \rightarrow @ER6+ R4–1 \rightarrow R4 Until R4 = 0 else next;
			Transfers a data block according to parameters set in general registers R4L or R4, ER5, and ER6.
			R4L or R4: size of block (bytes) ER5: starting source address ER6: starting destination address
			Execution of the next instruction begins as soon as the transfer is completed.

2.6.4 Basic Instruction Formats

The CPU instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op field), a register field (r field), an effective address extension (EA field), and a condition field (cc field).

(3) Operation field, register fields, and effective address extension						
MOV.B @(d:16, Rn), Rm, etc.						
	(4) Operation field, effective address extension, and condition field					
n, e						

Figure 2-12 shows examples of instruction formats.

Figure 2-12 Instruction Formats (Examples)

(1) **Operation Field:** Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

(2) **Register Field:** Specifies a general register. Address registers are specified by 3 bits, data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.

(3) Effective Address Extension: Eight, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.

(4) Condition Field: Specifies the branching condition of Bcc instructions.

HITACHI

2.6.5 Notes on Use of Bit-Manipulation Instructions

The BSET, BCLR, BNOT, BST, and BIST instructions read a byte of data, carry out bit manipulation, then write back the byte of data. Caution is therefore required when using these instructions on a register containing write-only bits, or a port.

The BCLR instruction can be used to clear internal I/O register flags to 0. In this case, the relevant flag need not be read beforehand if it is clear that it has been set to 1 in an interrupt handling routine, etc.

2.7 Addressing Modes and Effective Address Calculation

2.7.1 Addressing Mode

The CPU supports the eight addressing modes listed in table 2-4. Each instruction uses a subset of these addressing modes. Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit manipulation instructions use register direct, register indirect, or absolute addressing mode to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:32,ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @–ERn
5	Absolute address	@aa:8/@aa:16/@aa:24/@aa:32
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@@aa:8

Table 2-4 Addressing Modes

(1) **Register Direct—Rn:** The register field of the instruction specifies an 8-, 16-, or 32-bit general register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

(2) **Register Indirect**—@**ERn:** The register field of the instruction code specifies an address register (ERn) which contains the address of the operand on memory. If the address is a program instruction address, the lower 24 bits are valid and the upper 8 bits are all assumed to be 0 (H'00).

(3) **Register Indirect with Displacement**—@(d:16, ERn) or @(d:32, ERn): A 16-bit or 32-bit displacement contained in the instruction is added to an address register (ERn) specified by the register field of the instruction, and the sum gives the address of a memory operand. A 16-bit displacement is sign-extended when added.

(4) Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn:

• Register indirect with post-increment—@ERn+

The register field of the instruction code specifies an address register (ERn) which contains the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents and the sum is stored in the address register. The value added is 1 for byte access, 2 for word transfer instruction, or 4 for longword transfer instruction. For word or longword transfer instruction, the register value should be even.

• Register indirect with pre-decrement—@-ERn

The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the result becomes the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word transfer instruction, or 4 for longword transfer instruction. For word or longword transfer instruction, the register value should be even.

(5) Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32: The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24), or 32 bits long (@aa:32).

To access data, the absolute address should be 8 bits (@aa:8), 16 bits (@aa:16), or 32 bits (@aa:32) long. For an 8-bit absolute address, the upper 24 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 16 bits are a sign extension. A 32-bit absolute address can access the entire address space.

A 24-bit absolute address (@aa:24) indicates the address of a program instruction. The upper 8 bits are all assumed to be 0 (H'00).

Table 2-5 indicates the accessible absolute address ranges.

HITACHI

Absolute Address		Normal Mode*	Advanced Mode
Data address	8 bits (@aa:8)	H'FF00 to H'FFFF	H'FFFF00 to H'FFFFFF
	16 bits (@aa:16)	H'0000 to H'FFFF	H'000000 to H'007FFF, H'FF8000 to H'FFFFFF
	32 bits (@aa:32)		H'000000 to H'FFFFFF
Program instruction address	24 bits (@aa:24)		

Table 2-5 Absolute Address Access Ranges

Note: * Not available in the H8S/2237 Series and H8S/2227 Series.

(6) Immediate—#xx:8, #xx:16, or #xx:32: The instruction contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data as an operand.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some bit manipulation instructions contain 3-bit immediate data in the instruction code, specifying a bit number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying a vector address.

(7) **Program-Counter Relative**—@(**d:8, PC**) or @(**d:16, PC**): This mode is used in the Bcc and BSR instructions. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address. Only the lower 24 bits of this branch address are valid; the upper 8 bits are all assumed to be 0 (H'00). The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 words) or -32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction. The resulting value should be an even number.

(8) Memory Indirect—@@aa:8: This mode can be used by the JMP and JSR instructions. The instruction code contains an 8-bit absolute address specifying a memory operand. This memory operand contains a branch address. The upper bits of the absolute address are all assumed to be 0, so the address range is 0 to 255 (H'0000 to H'00FF* in normal mode, H'000000 to H'000FF in advanced mode). In normal mode the memory operand is a word operand and the branch address is 16 bits long. In advanced mode the memory operand is a longword operand, the first byte of which is assumed to be all 0 (H'00).

Note that the first part of the address range is also the exception vector area. For further details, refer to section 4, Exception Handling.

Note: * Not available in the H8S/2237 Series and H8S/2227 Series.

58




Figure 2-13 Branch Address Specification in Memory Indirect Mode

If an odd address is specified in word or longword memory access, or as a branch address, the least significant bit is regarded as 0, causing data to be accessed or instruction code to be fetched at the address preceding the specified address. (For further information, see section 2.5.2, Memory Data Formats.)

2.7.2 Effective Address Calculation

Table 2-6 indicates how effective addresses are calculated in each addressing mode. In normal mode the upper 8 bits of the effective address are ignored in order to generate a 16-bit address.

Effective Address (EA)	Operand is general register contents.	31 24 23 0 Don't care	31 24 23 0 Don't care	31 24 23 0 Don't care Don't care
Effective Address Calculation		31 0 General register contents	31 General register contents	31 General register contents 31 General register contents 31 General register contents 0 0 1, 2, or 4 0 0 0 0 1, 2, or 4 1, 2, or 4 1, 2, or 4 Byte Longword 4 Longword 4
Addressing Mode and Instruction Format	Register direct (Rn)	Register indirect (@ERn)	Register indirect with displacement @(d:16, ERn) or @(d:32, ERn) op r disp	Register indirect with post-increment or pre-decrement • Register indirect with post-increment @ERn+ op r 0 op r 0 op r 0
No.	-	2	m	4

HITACHI

Table 2-6 Effective Address Calculation

0 0 0 0 16 15 Effective Address (EA) 87 Sign extension Operand is immediate data. H'FFFF 24 23 24 23 24 23 24 23 31 24 23 Don't care 31 24 2 Don't care 31 24 2 Don't care 31 24.2 Don't care Effective Address Calculation Addressing Mode and Instruction Format MMI abs Immediate #xx:8/#xx:16/#xx:32 abs abs abs Absolute address do do do @aa:16 @aa:24 @aa:32 @aa:8 do do . No 9 2

 Table 2-6
 Effective Address Calculation (cont)

HITACHI




Table 2-6Effective Address Calculation (cont)

HITACHI

2.8 Processing States

2.8.1 Overview

The CPU has five main processing states: the reset state, exception handling state, program execution state, bus-released state, and power-down state. Figure 2-14 shows a diagram of the processing states. Figure 2-15 indicates the state transitions.




Figure 2-14 Processing States

HITACHI




Figure 2-15 State Transitions

2.8.2 Reset State

When the $\overline{\text{RES}}$ input goes low all current processing stops and the CPU enters the power-on reset state. When the $\overline{\text{MRES}}$ input goes low, the CPU enters the manual reset state. All interrupts are disabled in the reset state. Reset exception handling starts when the $\overline{\text{RES}}$ or $\overline{\text{MRES}}$ signal changes from low to high.

The reset state can also be entered by a watchdog timer overflow. For details, refer to section 12, Watchdog Timer.

64

2.8.3 Exception-Handling State

The exception-handling state is a transient state that occurs when the CPU alters the normal processing flow due to a reset, interrupt, or trap instruction. The CPU fetches a start address (vector) from the exception vector table and branches to that address.

(1) Types of Exception Handling and Their Priority

Exception handling is performed for resets, traces, interrupts, and trap instructions. Table 2-7 indicates the types of exception handling and their priority. Trap instruction exception handling is always accepted, in the program execution state.

Exception handling and the stack structure depend on the interrupt control mode set in SYSCR.

Table 2-7Exception Handling Types and Priority

Priority	Type of Exception	Detection Timing	Start of Exception Handling
High	Reset	Synchronized with clock	Exception handling starts immediately after a low-to-high transition at the RES or MRES pin, or when the watchdog timer overflows.
	Trace	End of instruction execution or end of exception-handling sequence* ¹	When the trace (T) bit is set to 1, the trace starts at the end of the current instruction or current exception-handling sequence
	Interrupt	End of instruction execution or end of exception-handling sequence* ²	When an interrupt is requested, exception handling starts at the end of the current instruction or current exception-handling sequence
Low	Trap instruction	When TRAPA instruction is executed	Exception handling starts when a trap (TRAPA) instruction is executed* ³

Notes: 1. Traces are enabled only in interrupt control mode 2. Trace exception-handling is not executed at the end of the RTE instruction.

2. Interrupts are not detected at the end of the ANDC, ORC, XORC, and LDC instructions, or immediately after reset exception handling.

3. Trap instruction exception handling is always accepted, in the program execution state.

(2) Reset Exception Handling

After the $\overline{\text{RES}}$ or $\overline{\text{MRES}}$ pin has gone low and the reset state has been entered, reset exception handling starts when $\overline{\text{RES}}$ or $\overline{\text{MRES}}$ goes high again. The CPU enters the power-on reset state when the $\overline{\text{RES}}$ pin is low, and the manual reset state when the $\overline{\text{MRES}}$ pin is low. When reset exception handling starts the CPU fetches a start address (vector) from the exception vector table and starts program execution from that address. All interrupts, including NMI, are disabled during reset exception handling and after it ends.

(3) Traces

Traces are enabled only in interrupt control mode 2. Trace mode is entered when the T bit of EXR is set to 1. When trace mode is established, trace exception handling starts at the end of each instruction.

At the end of a trace exception-handling sequence, the T bit of EXR is cleared to 0 and trace mode is cleared. Interrupt masks are not affected.

The T bit saved on the stack retains its value of 1, and when the RTE instruction is executed to return from the trace exception-handling routine, trace mode is entered again. Trace exception-handling is not executed at the end of the RTE instruction.

Trace mode is not entered in interrupt control mode 0, regardless of the state of the T bit.

(4) Interrupt Exception Handling and Trap Instruction Exception Handling

When interrupt or trap-instruction exception handling begins, the CPU references the stack pointer (ER7) and pushes the program counter and other control registers onto the stack. Next, the CPU alters the settings of the interrupt mask bits in the control registers. Then the CPU fetches a start address (vector) from the exception vector table and program execution starts from that start address.

Figure 2-16 shows the stack after exception handling ends.

HITACHI




Figure 2-16 Stack Structure after Exception Handling (Examples)

2.8.4 **Program Execution State**

In this state the CPU executes program instructions in sequence.

2.8.5 Bus-Released State

This is a state in which the bus has been released in response to a bus request from a bus master other than the CPU. While the bus is released, the CPU halts operations.

There is one other bus master in addition to the CPU: the data transfer controller (DTC).

For further details, refer to section 7, Bus Controller.

2.8.6 Power-Down State

The power-down state includes both modes in which the CPU stops operating and modes in which the CPU does not stop. There are five modes in which the CPU stops operating: sleep mode, software standby mode, hardware standby mode, subsleep mode, and watch mode. There are also three other power-down modes: medium-speed mode, module stop mode, and subactive mode. In medium-speed mode the CPU and other bus masters operate on a medium-speed clock. Module stop mode permits halting of the operation of individual modules, other than the CPU. Subactive mode, subsleep mode, and watch mode are power-down states in which subclock input is used. For details, refer to section 20, Power-Down State.

(1) **Sleep Mode:** A transition to sleep mode is made if the SLEEP instruction is executed while the SSBY bit in SBYCR and the LSON bit in LPWRCR are both cleared to 0. In sleep mode, CPU operations stop immediately after execution of the SLEEP instruction. The contents of CPU registers are retained.

(2) Software Standby Mode: A transition to software standby mode is made if the SLEEP instruction is executed while the SSBY bit in SBYCR is set to 1, and the LSON bit in LPWRCR and the PSS bit in TCSR (WDT1) are both cleared to 0. In software standby mode, the CPU and clock halt and all MCU operations stop. As long as a specified voltage is supplied, the contents of CPU registers and on-chip RAM are retained. The I/O ports also remain in their existing states.

(3) Hardware Standby Mode: A transition to hardware standby mode is made when the STBY pin goes low. In hardware standby mode, the CPU and clock halt and all MCU operations stop. The on-chip supporting modules are reset, but as long as a specified voltage is supplied, on-chip RAM contents are retained.

68

2.9 Basic Timing

2.9.1 Overview

The CPU is driven by a system clock, denoted by the symbol ø. The period from one rising edge of ø to the next is referred to as a "state." The memory cycle or bus cycle consists of one, two, or three states. Different methods are used to access on-chip memory, on-chip supporting modules, and the external address space.

2.9.2 On-Chip Memory (ROM, RAM)

On-chip memory is accessed in one state. The data bus is 16 bits wide, permitting both byte and word transfer instruction. Figure 2-17 shows the on-chip memory access cycle. Figure 2-18 shows the pin states.




Figure 2-17 On-Chip Memory Access Cycle




Figure 2-18 Pin States during On-Chip Memory Access

2.9.3 On-Chip Supporting Module Access Timing

The on-chip supporting modules are accessed in two states. The data bus is either 8 bits or 16 bits wide, depending on the particular internal I/O register being accessed. Figure 2-19 shows the access timing for the on-chip supporting modules. Figure 2-20 shows the pin states.




Figure 2-19 On-Chip Supporting Module Access Cycle




Figure 2-20 Pin States during On-Chip Supporting Module Access

2.9.4 External Address Space Access Timing

The external address space is accessed with an 8-bit or 16-bit data bus width in a two-state or three-state bus cycle. In three-state access, wait states can be inserted. For further details, refer to section 7, Bus Controller.

Section 3 MCU Operating Modes

3.1 Overview

3.1.1 Operating Mode Selection

The H8S/2237 Series and H8S/2227 Series has four operating modes (modes 4 to 7). These modes enable selection of the CPU operating mode, enabling/disabling of on-chip ROM, and the initial bus width setting, by setting the mode pins (MD2 to MD0).

Table 3-1 lists the MCU operating modes.

MCU				CPU			Extern	al Data Bus
Operating Mode	MD2	MD1	MD0	Operating Mode		On-Chip ROM	Initial Width	Max. Width
0*	0	0	0	_			_	
1*	_		1	_				
2*	-	1	0	-				
3*	-		1	_				
4	1	0	0	Advanced	On-chip ROM disabled, I expanded mode	Disabled	16 bits	16 bits
5	_		1	_			8 bits	16 bits
6	_	1	0	_	On-chip ROM enabled, I expanded mode	Enabled	8 bits	16 bits
7	-		1	-	Single-chip mode		_	

Table 3-1 MCU Operating Mode Selection

Note: * Not available in the H8S/2237 Series and H8S/2227 Series.

The CPU's architecture allows for 4 Gbytes of address space, but the H8S/2237 Series and H8S/2227 Series actually accesses a maximum of 16 Mbytes.

Modes 4 to 6 are externally expanded modes that allow access to external memory and peripheral devices.

The external expansion modes allow switching between 8-bit and 16-bit bus modes. After program execution starts, an 8-bit or 16-bit address space can be set for each area, depending on the bus controller setting. If 16-bit access is selected for any one area, 16-bit bus mode is set; if 8-bit access is selected for all areas, 8-bit bus mode is set.

Note that the functions of each pin depend on the operating mode.

HITACHI

The H8S/2237 Series and H8S/2227 Series can be used only in modes 4 to 7. This means that the mode pins must be set to select one of these modes. Do not change the inputs at the mode pins during operation.

3.1.2 Register Configuration

The H8S/2237 Series and H8S/2227 Series has a mode control register (MDCR) that indicates the inputs at the mode pins (MD2 to MD0), and a system control register (SYSCR) that controls the operation of the H8S/2237 Series and H8S/2227 Series. Table 3-2 summarizes these registers.

Table 3-2	MCU Registers
-----------	---------------

Name	Abbreviation	R/W	Initial Value	Address*
Mode control register	MDCR	R	Undetermined	H'FDE7
System control register	SYSCR	R/W	H'01	H'FDE5
Note: * Lower 16 bits of th	e address.			

3.2 Register Descriptions

3.2.1 Mode Control Register (MDCR)

Bit	:	7	6	5	4	3	2	1	0
			—	_	_	_	MDS2	MDS1	MDS0
Initial va	alue:	1	0	0	0	0	*	*	*
R/W	:	_	_	_			R	R	R

Note: * Determined by pins MD2 to MD0.

MDCR is an 8-bit read-only register that indicates the current operating mode of the H8S/2237 Series and H8S/2227 Series.


Bit 7—Reserved: Read-only bit, always read as 1.

Bits 6 to 3—Reserved: Read-only bits, always read as 0.

Bits 2 to 0—Mode Select 2 to 0 (MDS2 to MDS0): These bits indicate the input levels at pins MD2 to MD0 (the current operating mode). Bits MDS2 to MDS0 correspond to MD2 to MD0. MDS2 to MDS0 are read-only bits-they cannot be written to. The mode pin (MD2 to MD0) input levels are latched into these bits when MDCR is read. These latches are canceled by a power-on reset, but are retained after a manual reset.

74

3.2.2 System Control Register (SYSCR)



SYSCR is an 8-bit readable/writable register that selects the interrupt control mode, the detected edge for NMI, and enables or disables $\overline{\text{MRES}}$ pin input and on-chip RAM.

SYSCR is initialized to H'01 by a power-on reset and in hardware standby mode. In a manual reset, the INTM1, INTM0, NMIEG, and RAME bits are initialized, but the MRESE bit is not. SYSCR is not initialized in software standby mode.

Bit 7—Reserved: Only 0 should be written to this bit.

Bit 6—Reserved: Read-only bit, always read as 0.

Bits 5 and 4—Interrupt Control Mode 1 and 0 (INTM1, INTM0): These bits select the control mode of the interrupt controller. For details of the interrupt control modes, see section 5.4.1, Interrupt Control Modes and Interrupt Operation.

Bit 5	Bit 4	Interrupt		
INTM1	INTM0	Control Mode	Description	
0	0	0	Control of interrupts by I bit	(Initial value)
	1	_	Setting prohibited	
1	0	2	Control of interrupts by I2 to I0 bits	s and IPR
	1	—	Setting prohibited	

Bit 3-NMI Edge Select (NMIEG): Selects the valid edge of the NMI interrupt input.

Bit 3

NMIEG	 Description	
0	An interrupt is requested at the falling edge of NMI input	(Initial value)
1	An interrupt is requested at the rising edge of NMI input	

Bit 2—Manual Reset Select (MRESE): Enables or disables the $\overline{\text{MRES}}$ pin. Table 3-3 shows the relationship between the $\overline{\text{RES}}$ and $\overline{\text{MRES}}$ pin values and type of reset. For details of resets, see section 4.2, Resets.

Bit 2

MRESE	Description	
0	Manual reset is disabled P74/MRES pin can be used as P74 I/O pin	(Initial value)
1	Manual reset is enabled P74/MRES pin can be used as $\overline{\text{MRES}}$ input pin	

Table 3-3Relationship between \overline{RES} and \overline{MRES} pin Values and Type of Reset

	Pins	
RES	MRES	Type of Reset
0	*	Power-on reset
1	0	Manual reset
1	1	Operating state

*: Don't care

Bit 1—Reserved: Read-only bit, always read as 0.

Bit 0—RAM Enable (RAME): Enables or disables the on-chip RAM. The RAME bit is initialized when the reset status is released. It is not initialized in software standby mode.

Bit 0

RAME	Description	
0	On-chip RAM is disabled	
1	On-chip RAM is enabled	(Initial value)

Note: When the DTC is used, the RAME bit should not be cleared to 0.

3.3 Operating Mode Descriptions

3.3.1 Mode 4

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is disabled.

Pins P13 to P10, and ports A, B, and C function as an address bus, ports D and E function as a data bus, and part of port F carries bus control signals.

Pins P13 to P11 function as input ports immediately after a reset. Address (A23 to A21) output can be enabled or disabled by bits AE3 to AE0 in the pin function control register (PFCR) regardless of the corresponding data direction register (DDR) values. Pin 10 and ports A and B function as address (A20 to A8) outputs immediately after a reset. Address output can be enabled or disabled by bits AE3 to AE0 in PFCR regardless of the corresponding DDR values. Pins for which address output is disabled among pins P13 to P10 and in ports A and B become port outputs when the corresponding DDR bits are set to 1.

Port C always has an address (A7 to A0) output function.

The initial bus mode after a reset is 16 bits, with 16-bit access to all areas. However, note that if 8-bit access is designated by the bus controller for all areas, the bus mode switches to 8 bits.

3.3.2 Mode 5

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is disabled.

Pins P13 to P10, and ports A, B, and C function as an address bus, ports D and E function as a data bus, and part of port F carries bus control signals.

Pins P13 to P11 function as input ports immediately after a reset. Address (A23 to A21) output can be enabled or disabled by bits AE3 to AE0 in the pin function control register (PFCR) regardless of the corresponding data direction register (DDR) values. Pin 10 and ports A and B function as address (A20 to A8) outputs immediately after a reset. Address output can be enabled or disabled by bits AE3 to AE0 in PFCR regardless of the corresponding DDR values. Pins for which address output is disabled among pins P13 to P10 and in ports A and B become port outputs when the corresponding DDR bits are set to 1.

Port C always has an address (A7 to A0) output function.

The initial bus mode after a reset is 8 bits, with 8-bit access to all areas. However, note that if 16bit access is designated by the bus controller for any area, the bus mode switches to 16 bits and port E becomes a data bus.

3.3.3 Mode 6

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is enabled.

Pins P13 to P10, and ports A and B function as input ports immediately after a reset. Address (A23 to A8) output can be enabled or disabled by bits AE3 to AE0 in the pin function control register (PFCR) regardless of the corresponding data direction register (DDR) values. Pins for which address output is disabled among pins P13 to P10 and in ports A and B become port outputs when the corresponding DDR bits are set to 1.

Ports D and E function as a data bus, and part of port F carries data bus signals.

Port C is an input port immediately after a reset. Addresses A7 to A0 are output by setting the corresponding DDR bits to 1.

The initial bus mode after a reset is 8 bits, with 8-bit access to all areas. However, note that if 16bit access is designated by the bus controller for any area, the bus mode switches to 16 bits and port E becomes a data bus.

3.3.4 Mode 7

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is enabled, but external addresses cannot be accessed.

All I/O ports are available for use as input-output ports.

78

3.4 Pin Functions in Each Operating Mode

The pin functions of ports 1, and A to F vary depending on the operating mode. Table 3-4 shows their functions in each operating mode.

Port		Mode 4	Mode 5	Mode 6	Mode 7
Port 1	P13 to P11	P*/A	P*/A	P*/A	Р
	P10	P/A*	P/A*	P*/A	Р
Port A	PA3 to PA0	P/A*	P/A*	P*/A	Р
Port B		P/A*	P/A*	P*/A	Р
Port C		А	A	P*/A	Р
Port D		D	D	D	Р
Port E		P/D*	P*/D	P*/D	Р
Port F	PF7	P/C*	P/C*	P/C*	P*/C
	PF6 to PF4	С	С	С	Р
	PF3	P/C*	P*/C	P*/C	
	PF2 to PF0	P*/C	P*/C	P*/C	

Table 3-4Pin Functions in Each Mode

Legend

P: I/O port

A: Address bus output

D: Data bus I/O

C: Control signals, clock I/O

*: After reset

3.5 Memory Map in Each Operating Mode

The H8S/2237, H8S/2227, H8S/2235, H8S/2225, H8S/2223, and H8S/2223 memory maps are shown in figures 3-1 to 3-3.

The address space is 16 Mbytes in modes 4 to 7 (advanced modes).

The address space is divided into eight areas for modes 4 to 7. For details, see section 7, Bus Controller.

HITACHI




Figure 3-1 Memory Map in Each Operating Mode in the H8S/2237 and H8S/2227

80




Figure 3-2 Memory Map in Each Operating Mode in the H8S/2235 and H8S/2225




Figure 3-3 Memory Map in Each Operating Mode in the H8S/2233 and H8S/2223

82

Section 4 Exception Handling

4.1 Overview

4.1.1 Exception Handling Types and Priority

As table 4-1 indicates, exception handling may be caused by a reset, trace, trap instruction, or interrupt. Exception handling is prioritized as shown in table 4-1. If two or more exceptions occur simultaneously, they are accepted and processed in order of priority. Trap instruction exceptions are accepted at all times, in the program execution state.

Exception handling sources, the stack structure, and the operation of the CPU vary depending on the interrupt control mode set by the INTM0 and INTM1 bits of SYSCR.

Table 4-1 Exception Handling Types and Priority

FIIOIILY	Exception handling Type Start of Exception handling				
High	Reset	Starts immediately after a low-to-high transition at the $\overline{\text{RES}}$ or $\overline{\text{MRES}}$ pin, or when the watchdog timer overflows. The CPU enters the power-on reset state when the $\overline{\text{RES}}$ pin is low, and the manual reset state when the $\overline{\text{MRES}}$ pin is low.			
	Trace*1	Starts when execution of the current instruction or exception handling ends, if the trace (T) bit is set to 1			
	Interrupt	Starts when execution of the current instruction or exception handling ends, if an interrupt request has been issued* ²			
Low	Trap instruction (TRAPA)* ³ Started by execution of a trap instruction (TRAPA)				
Notes: 1.	otes: 1. Traces are enabled only in interrupt control mode 2. Trace exception handling is executed after execution of an RTE instruction.				

Priority Exception Handling Type Start of Exception Handling

executed after execution of an RTE instruction.Interrupt detection is not performed on completion of ANDC, ORC, XORC, or LDC

instruction execution, or on completion of reset exception handling.3. Trap instruction exception handling requests are accepted at all times in program execution state.

4.1.2 Exception Handling Operation

Exceptions originate from various sources. Trap instructions and interrupts are handled as follows:

- 1. The program counter (PC), condition code register (CCR), and extended register (EXR) are pushed onto the stack.
- 2. The interrupt mask bits are updated. The T bit is cleared to 0.
- 3. A vector address corresponding to the exception source is generated, and program execution starts from that address.

For a reset exception, steps 2 and 3 above are carried out.

4.1.3 Exception Sources and Vector Table

The exception sources are classified as shown in figure 4-1. Different vector addresses are assigned to different exception sources.

Table 4-2 lists the exception sources and their vector addresses.

	Reset	Power-on reset Manual reset
Exception	Trace Direct transition	
sources	Interrupts	External interrupts: NMI, IRQ7 to IRQ0 Internal interrupts: 53 interrupt sources (H8S/2237) and 36 interrupt sources (H8S/2227) in on-chip supporting modules
	Trap instruction	~

Figure 4-1 Exception Sources

84

Table 4-2 Exception Vector Table

			Vector Address ^{*1}		
Exception Source		Vector Number	Advanced Mode		
Power-on reset		0	H'0000 to H'0003		
Manual reset		1	H'0004 to H'0007		
Reserved for system use		2	H'0008 to H'000B		
		3	H'000C to H'000F		
		4	H'0010 to H'0013		
Trace		5	H'0014 to H'0017		
Direct transition*3		6	H'0018 to H'001B		
External interrupt	NMI	7	H'001C to H'001F		
rap instruction (4 sources)		8	H'0020 to H'0023		
		9	H'0024 to H'0027		
		10	H'0028 to H'002B		
		11	H'002C to H'002F		
Reserved for system use		12	H'0030 to H'0033		
		13	H'0034 to H'0037		
		14	H'0038 to H'003B		
		15	H'003C to H'003F		
External interrupt	IRQ0	16	H'0040 to H'0043		
	IRQ1	17	H'0044 to H'0047		
	IRQ2	18	H'0048 to H'004B		
	IRQ3	19	H'004C to H'004F		
	IRQ4	20	H'0050 to H'0053		
	IRQ5	21	H'0054 to H'0057		
	IRQ6	22	H'0058 to H'005B		
	IRQ7	23	H'005C to H'005F		
Internal interrupt*2		24	H'0060 to H'0063		
		 123	 H'01EC to H'01EF		

Notes: 1. Lower 16 bits of the address.

2. For details of internal interrupt vectors, see section 5.3.3, Interrupt Exception Handling Vector Table.

3. For details of direct transition, see section 20.11, Direct Transition.

HITACHI

4.2 Reset

4.2.1 Overview

A reset has the highest exception priority.

When the $\overline{\text{RES}}$ or $\overline{\text{MRES}}$ pin goes low, all processing halts and the H8S/2237 Series and H8S/2227 Series enter the reset state. A reset initializes the internal state of the CPU and the registers of on-chip supporting modules. Immediately after a reset, interrupt control mode 0 is set.

Reset exception handling begins when the $\overline{\text{RES}}$ or $\overline{\text{MRES}}$ pin changes from low to high.

The levels of the $\overline{\text{RES}}$ and $\overline{\text{MRES}}$ pins at reset determine whether a power-on reset or a manual reset is effected.

The H8S/2237 Series and H8S/2227 Series can also be reset by overflow of the watchdog timer. For details see section 12, Watchdog Timer.

4.2.2 Reset Types

A reset can be of either of two types: a power-on reset or a manual reset. Reset types are shown in table 4-3. A power-on reset should be used when powering on.

The internal state of the CPU is initialized by either type of reset. A power-on reset also initializes all the registers in the on-chip supporting modules, while a manual reset initializes all the registers in the on-chip supporting modules except for the bus controller and I/O ports, which retain their previous states.

With a manual reset, since the on-chip supporting modules are initialized, ports used as on-chip supporting module I/O pins are switched to I/O ports controlled by DDR and DR.

	Reset Transition Conditions		Internal State		
Туре	MRES	RES	CPU	On-Chip Supporting Modules	
Power-on reset	*	Low	Initialized	Initialized	
Manual reset	Low	High	Initialized	Initialized, except for bus controller and I/O ports	

Table 4-3Reset Types

*: Don't care

A reset caused by the watchdog timer can also be of either of two types: a power-on reset or a manual reset.

86

When the $\overline{\text{MRES}}$ pin is used, $\overline{\text{MRES}}$ pin input must be enabled by setting the MRESE bit to 1 in SYSCR.

4.2.3 Reset Sequence

The H8S/2237 Series and H8S/2227 Series enter the reset state when the $\overline{\text{RES}}$ or $\overline{\text{MRES}}$ pin goes low.

To ensure that the H8S/2237 Series and H8S/2227 Series are reset, hold the $\overline{\text{RES}}$ or $\overline{\text{MRES}}$ pin low for at least 20 ms at power-up. To reset the H8S/2237 Series and H8S/2227 Series during operation, hold the $\overline{\text{RES}}$ or $\overline{\text{MRES}}$ pin low for at least 20 states.

When the $\overline{\text{RES}}$ or $\overline{\text{MRES}}$ pin goes high after being held low for the necessary time, the chip starts reset exception handling as follows:

- 1. The internal state of the CPU and the registers of the on-chip supporting modules are initialized, the T bit is cleared to 0 in EXR, and the I bit is set to 1 in EXR and CCR.
- 2. The reset exception handling vector address is read and transferred to the PC, and program execution starts from the address indicated by the PC.

Figures 4-2 and 4-3 show examples of the reset sequence.




Figure 4-2 Reset Sequence (Modes 2 and 3: Not available in the H8S/2237 Series and H8S/2227 Series)

HITACHI




Figure 4-3 Reset Sequence (Mode 4)

4.2.4 Interrupts after Reset

If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, the PC and CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests, including NMI, are disabled immediately after a reset. Since the first instruction of a program is always executed immediately after the reset state ends, make sure that this instruction initializes the stack pointer (example: MOV.L #xx:32, SP).

4.2.5 State of On-Chip Supporting Modules after Reset Release

After reset release, MSTPCRA is initialized to H'3F, MSTPCRB and MSTPCRC are initialized to H'FF, and all modules except the DTC enter module stop mode. Consequently, on-chip supporting module registers cannot be read or written to. Register reading and writing is enabled when module stop mode is exited.

4.3 Traces

Traces are enabled in interrupt control mode 2. Trace mode is not activated in interrupt control mode 0, irrespective of the state of the T bit. For details of interrupt control modes, see section 5, Interrupt Controller.

If the T bit in EXR is set to 1, trace mode is activated. In trace mode, a trace exception occurs on completion of each instruction.

Trace mode is canceled by clearing the T bit in EXR to 0. It is not affected by interrupt masking.

Table 4-4 shows the state of CCR and EXR after execution of trace exception handling.

Interrupts are accepted even within the trace exception handling routine.

The T bit saved on the stack retains its value of 1, and when control is returned from the trace exception handling routine by the RTE instruction, trace mode resumes.

Trace exception handling is not carried out after execution of the RTE instruction.

Table 4-4 Status of CCR and EXR after Trace Exception Handling

	CCR		EXR		
Interrupt Control Mode	I	UI	l2 to l0	Т	
0	Trace exception handling cannot be used.				
2	1	—	—	0	

Legend

1: Set to 1

0: Cleared to 0

-: Retains value prior to execution.

HITACHI

4.4 Interrupts

Interrupt exception handling can be requested by nine external sources (NMI, IRQ7 to IRQ0) and 53 (H8S/2237) or 36 (H8S/2227) internal sources in the on-chip supporting modules. Figure 4-4 classifies the interrupt sources and the number of interrupts of each type.

The on-chip supporting modules that can request interrupts include the watchdog timer (WDT), 16-bit timer-pulse unit (TPU), 8-bit timer, serial communication interface (SCI), data transfer controller (DTC), PC break controller (PBC) and A/D converter. Each interrupt source has a separate vector address.

NMI is the highest-priority interrupt. Interrupts are controlled by the interrupt controller. The interrupt controller has two interrupt control modes and can assign interrupts other than NMI to eight priority/mask levels to enable multiplexed interrupt control.

For details of interrupts, see section 5, Interrupt Controller.




Figure 4-4 Interrupt Sources and Number of Interrupts

4.5 Trap Instruction

Trap instruction exception handling starts when a TRAPA instruction is executed. Trap instruction exception handling can be executed at all times in the program execution state.

The TRAPA instruction fetches a start address from a vector table entry corresponding to a vector number from 0 to 3, as specified in the instruction code.

Table 4-5 shows the status of CCR and EXR after execution of trap instruction exception handling.

Table 4-5 Status of CCR and EXR after Trap Instruction Exception Handling

		CCR	EXR		
Interrupt Control Mode	I	UI	12 to 10	Т	
0	1	—	—	_	
2	1	—		0	

Legend

1: Set to 1

0: Cleared to 0

-: Retains value prior to execution.

HITACHI

4.6 Stack Status after Exception Handling

Figure 4-5 shows the stack after completion of trap instruction exception handling and interrupt exception handling.




Figure 4-5 (1) Stack Status after Exception Handling (Normal Modes: Not available in the H8S/2237 Series and H8S/2227 Series)




Figure 4-5 (2) Stack Status after Exception Handling (Advanced Modes)

4.7 Notes on Use of the Stack

When accessing word data or longword data, the H8S/2237 Series and H8S/2227 Series assume that the lowest address bit is 0. The stack should always be accessed by word transfer instruction or longword transfer instruction, and the value of the stack pointer (SP: ER7) should always be kept even. Use the following instructions to save registers:

PUSH.W	Rn	(or	MOV.W	Rn,	@-SP)
PUSH.L	ERn	(or	MOV.L	ERn,	@-SP)

Use the following instructions to restore registers:

POP.W	Rn	(or	MOV.W	@SP+,	Rn)
POP.L	ERn	(or	MOV.L	@SP+,	ERn)

Setting SP to an odd value may lead to a malfunction. Figure 4-6 shows an example of what happens when the SP value is odd.




Figure 4-6 Operation when SP Value is Odd

Section 5 Interrupt Controller

5.1 Overview


5.1.1 Features

The H8S/2237 Series and H8S/2227 Series control interrupts by means of an interrupt controller. The interrupt controller has the following features:

- Two interrupt control modes
 - Any of two interrupt control modes can be set by means of the INTM1 and INTM0 bits in the system control register (SYSCR).
- Priorities settable with IPR
 - An interrupt priority register (IPR) is provided for setting interrupt priorities. Eight priority levels can be set for each module for all interrupts except NMI.
 - NMI is assigned the highest priority level of 8, and can be accepted at all times.
- Independent vector addresses
 - All interrupt sources are assigned independent vector addresses, making it unnecessary for the source to be identified in the interrupt handling routine.
- Nine external interrupts
 - NMI is the highest-priority interrupt, and is accepted at all times. Rising edge or falling edge can be selected for NMI.
 - Falling edge, rising edge, or both edge detection, or level sensing, can be selected for IRQ7 to IRQ0.
- DTC control
 - DTC activation is performed by means of interrupts.

HITACHI

5.1.2 Block Diagram






Figure 5-1 Block Diagram of Interrupt Controller

5.1.3 Pin Configuration

Table 5-1 summarizes the pins of the interrupt controller.

Table 5-1 Interrupt Controller Pins

Name	Symbol	I/O	Function
Nonmaskable interrupt	NMI	Input	Nonmaskable external interrupt; rising or falling edge can be selected
External interrupt requests 7 to 0	IRQ7 to IRQ0	Input	Maskable external interrupts; rising, falling, or both edges, or level sensing, can be selected

5.1.4 Register Configuration

Table 5-2 summarizes the registers of the interrupt controller.

Table 5-2	Interrupt	Controller	Registers
		001101 01101	

Name	Abbreviation	R/W	Initial Value	Address*1
System control register	SYSCR	R/W	H'01	H'FDE5
IRQ sense control register H	ISCRH	R/W	H'00	H'FE12
IRQ sense control register L	ISCRL	R/W	H'00	H'FE13
IRQ enable register	IER	R/W	H'00	H'FE14
IRQ status register	ISR	R/(W)* ²	H'00	H'FE15
Interrupt priority register A	IPRA	R/W	H'77	H'FEC0
Interrupt priority register B	IPRB	R/W	H'77	H'FEC1
Interrupt priority register C	IPRC	R/W	H'77	H'FEC2
Interrupt priority register D	IPRD	R/W	H'77	H'FEC3
Interrupt priority register E	IPRE	R/W	H'77	H'FEC4
Interrupt priority register F	IPRF	R/W	H'77	H'FEC5
Interrupt priority register G	IPRG	R/W	H'77	H'FEC6
Interrupt priority register H	IPRH	R/W	H'77	H'FEC7
Interrupt priority register I	IPRI	R/W	H'77	H'FEC8
Interrupt priority register J	IPRJ	R/W	H'77	H'FEC9
Interrupt priority register K	IPRK	R/W	H'77	H'FECA
Interrupt priority register O	IPRO	R/W	H'77	H'FECE

Notes: 1. Lower 16 bits of the address.

2. Can only be written with 0 for flag clearing.

5.2 **Register Descriptions**

5.2.1 System Control Register (SYSCR)

Bit	:	7	6	5	4	3	2	1	0
		—	_	INTM1	INTM0	NMIEG	MRESE	—	RAME
Initial va	alue:	0	0	0	0	0	0	0	1
R/W	:	R/W	—	R/W	R/W	R/W	R/W	—	R/W

SYSCR is an 8-bit readable/writable register that selects the interrupt control mode, and the detected edge for NMI.

Only bits 5 to 3 are described here; for details of the other bits, see section 3.2.2, System Control Register (SYSCR).

SYSCR is initialized to H'01 by a power-on reset and in hardware standby mode. In a manual reset, the INTM1, INTM0, NMIEG, and RAME bits are initialized, but the MRESE bit is not. SYSCR is not initialized in software standby mode.

Bits 5 and 4—Interrupt Control Mode 1 and 0 (INTM1, INTM0): These bits select one of two interrupt control modes for the interrupt controller.

Bit 5	Bit 4	Interrupt	
INTM1	INTM0	Control Mode	Description
0	0	0	Interrupts are controlled by I bit (Initial value)
	1	—	Setting prohibited
1	0	2	Interrupts are controlled by bits I2 to I0, and IPR
	1	—	Setting prohibited

Bit 3—NMI Edge Select (NMIEG): Selects the input edge for the NMI pin.

Bit 3

NMIEG	Description	
0	Interrupt request generated at falling edge of NMI input	(Initial value)
1	Interrupt request generated at rising edge of NMI input	

98

5.2.2 Interrupt Priority Registers A to K, O (IPRA to IPRK, IPRO)

Bit	:	7	6	5	4	3	2	1	0
			IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0
Initial va	alue:	0	1	1	1	0	1	1	1
R/W	:	_	R/W	R/W	R/W	_	R/W	R/W	R/W

The IPR registers are twelve 8-bit readable/writable registers that set priorities (levels 7 to 0) for interrupts other than NMI.

The correspondence between IPR settings and interrupt sources is shown in table 5-3.

The IPR registers set a priority (level 7 to 0) for each interrupt source other than NMI.

The IPR registers are initialized to H'77 by a reset and in hardware standby mode.

They are not initialized in software standby mode.

Bits 7 and 3—Reserved: Read-only bits, always read as 0.

Table 5-3 Correspondence between Interrupt Sources and IPR Settings

		Bits
Register	6 to 4	2 to 0
IPRA	IRQ0	IRQ1
IPRB	IRQ2 IRQ3	IRQ4 IRQ5
IPRC	IRQ6 IRQ7	DTC
IPRD	Watchdog timer 0	<u></u> * ¹
IPRE	PC break	A/D converter, watchdog timer 1
IPRF	TPU channel 0	TPU channel 1
IPRG	TPU channel 2	TPU channel 3* ²
IPRH	TPU channel 4* ²	TPU channel 5* ²
IPRI	8-bit timer channel 0	8-bit timer channel 1
IPRJ	<u>*</u> *1	SCI channel 0
IPRK	SCI channel 1	SCI channel 2* ²
IPRO	SCI channel 3	* ¹

Notes: 1. Reserved bits. These bits cannot be modified and are always read as 1.

2. H8S/2237 Series only.

As shown in table 5-3, multiple interrupts are assigned to one IPR. Setting a value in the range from H'0 to H'7 in the 3-bit groups of bits 6 to 4 and 2 to 0 sets the priority of the corresponding interrupt. The lowest priority level, level 0, is assigned by setting H'0, and the highest priority level, level 7, by setting H'7.

When interrupt requests are generated, the highest-priority interrupt according to the priority levels set in the IPR registers is selected. This interrupt level is then compared with the interrupt mask level set by the interrupt mask bits (I2 to I0) in the extend register (EXR) in the CPU, and if the priority level of the interrupt is higher than the set mask level, an interrupt request is issued to the CPU.

5.2.3 IRQ Enable Register (IER)

Bit	:	7	6	5	4	3	2	1	0
		IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E
Initial va	alue:	0	0	0	0	0	0	0	0
R/W	:	R/W							

IER is an 8-bit readable/writable register that controls enabling and disabling of interrupt requests IRQ7 to IRQ0.

IER is initialized to H'00 by a reset and in hardware standby mode.

They are not initialized in software standby mode.

Bits 7 to 0—IRQ7 to IRQ0 Enable (IRQ7E to IRQ0E): These bits select whether IRQ7 to IRQ0 are enabled or disabled.

IRQnE	Description	
0	IRQn interrupts disabled	(Initial value)
1	IRQn interrupts enabled	

(n = 7 to 0)

100

5.2.4 IRQ Sense Control Registers H and L (ISCRH, ISCRL)

Bit	:	15	14	13	12	11	10	9	8
		IRQ7SCB	IRQ7SCA	IRQ6SCB	IRQ6SCA	IRQ5SCB	IRQ5SCA	IRQ4SCB	IRQ4SCA
Initial va	lue:	0	0	0	0	0	0	0	0
R/W	:	R/W							
ISCRL									
Bit	:	7	6	5	4	3	2	1	0
		IRQ3SCB	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCB	IRQ1SCA	IRQ0SCB	IRQ0SCA
Initial va	lue:	0	0	0	0	0	0	0	0
R/W	:	R/W							

The ISCR registers are 16-bit readable/writable registers that select rising edge, falling edge, or both edge detection, or level sensing, for the input at pins $\overline{IRQ7}$ to $\overline{IRQ0}$.

The ISCR registers are initialized to H'0000 by a reset and in hardware standby mode.

They are not initialized in software standby mode.

Bits 15 to 0: IRQ7 Sense Control A and B (IRQ7SCA, IRQ7SCB) to IRQ0 Sense Control A and B (IRQ0SCA, IRQ0SCB)

IRQ7SCB to IRQ0SCB	IRQ7SCA to IRQ0SCA	 Description
0	0	Interrupt request generated at $\overline{IRQ7}$ to $\overline{IRQ0}$ input low level (initial value)
	1	Interrupt request generated at falling edge of $\overline{IRQ7}$ to $\overline{IRQ0}$ input
1	0	Interrupt request generated at rising edge of $\overline{IRQ7}$ to $\overline{IRQ0}$ input
	1	Interrupt request generated at both falling and rising edges of $\overline{IRQ7}$ to $\overline{IRQ0}$ input

Bits 15 to 0

HITACHI

5.2.5 IRQ Status Register (ISR)

Bit	:	7	6	5	4	3	2	1	0
		IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F
Initial va	lue:	0	0	0	0	0	0	0	0
R/W	:	R/(W)*							

Note: * Only 0 can be written, to clear the flag.

ISR is an 8-bit readable/writable register that indicates the status of IRQ7 to IRQ0 interrupt requests.

ISR is initialized to H'00 by a reset and in hardware standby mode.

They are not initialized in software standby mode.

Bits 7 to 0—IRQ7 to IRQ0 flags (IRQ7F to IRQ0F): These bits indicate the status of IRQ7 to IRQ0 interrupt requests.

Bit n

IRQnF	 Description	
0	[Clearing conditions]	(Initial value)
	• Cleared by reading IRQnF flag when IRQnF = 1, then writing 0 to IRC	QnF flag
	 When interrupt exception handling is executed when low-level detect (IRQnSCB = IRQnSCA = 0) and IRQn input is high 	ion is set
	• When IRQn interrupt exception handling is executed when falling, ris detection is set (IRQnSCB = 1 or IRQnSCA = 1)	ing, or both-edge
	• When the DTC is activated by an IRQn interrupt, and the DISEL bit in DTC is cleared to 0	MRB of the
1	[Setting conditions]	
	 When IRQn input goes low when low-level detection is set (IRQnSCE 0) 	3 = IRQnSCA =
	 When a falling edge occurs in IRQn input when falling edge detection (IRQnSCB = 0, IRQnSCA = 1) 	n is set
	• When a rising edge occurs in IRQn input when rising edge detection (IRQnSCB = 1, IRQnSCA = 0)	is set
	 When a falling or rising edge occurs in IRQn input when both-edge d (IRQnSCB = IRQnSCA = 1) 	etection is set

(n = 7 to 0)

5.3 Interrupt Sources

Interrupt sources comprise external interrupts (NMI and IRQ7 to IRQ0) and internal interrupts (53 in the H8S/2237 Series, 36 in the H8S/2227 Series).

5.3.1 External Interrupts

There are nine external interrupts: NMI and IRQ7 to IRQ0. Of these, NMI and IRQ2 to IRQ0 can be used to restore the H8S/2237 Series and H8S/2227 Series from software standby mode.

NMI Interrupt: NMI is the highest-priority interrupt, and is always accepted by the CPU regardless of the interrupt control mode or the status of the CPU interrupt mask bits. The NMIEG bit in SYSCR can be used to select whether an interrupt is requested at a rising edge or a falling edge on the NMI pin.

The vector number for NMI interrupt exception handling is 7.

IRQ7 to IRQ0 Interrupts: Interrupts IRQ7 to IRQ0 are requested by an input signal at pins $\overline{\text{IRQ7}}$ to $\overline{\text{IRQ0}}$. Interrupts IRQ7 to IRQ0 have the following features:

- Using ISCR, it is possible to select whether an interrupt is generated by a low level, falling edge, rising edge, or both edges, at pins IRQ7 to IRQ0.
- Enabling or disabling of interrupt requests IRQ7 to IRQ0 can be selected with IER.
- The interrupt priority level can be set with IPR.
- The status of interrupt requests IRQ7 to IRQ0 is indicated in ISR. ISR flags can be cleared to 0 by software.

A block diagram of interrupts IRQ7 to IRQ0 is shown in figure 5-2.




Figure 5-2 Block Diagram of Interrupts IRQ7 to IRQ0

HITACHI

Figure 5-3 shows the timing of setting IRQnF.




Figure 5-3 Timing of Setting IRQnF

The vector numbers for IRQ7 to IRQ0 interrupt exception handling are 23 to 16.

Detection of IRQ7 to IRQ0 interrupts does not depend on whether the relevant pin has been set for input or output. However, when a pin is used as an external interrupt input pin, do not clear the corresponding DDR to 0 and use the pin as an I/O pin for another function. Since interrupt request flags IRQ7F to IRQ0F are set when the setting condition is satisfied, regardless of the IER setting, only the necessary flags should be referenced.

5.3.2 Internal Interrupts

There are 53 (H8S/2237 Series) or 36 (H8S/2227 Series) sources for internal interrupts from onchip supporting modules.

- For each on-chip supporting module there are flags that indicate the interrupt request status, and enable bits that select enabling or disabling of these interrupts. If both of these are set to 1 for a particular interrupt source, an interrupt request is issued to the interrupt controller.
- The interrupt priority level can be set by means of IPR.
- The DTC can be activated by a TPU, 8-bit timer, SCI, or other interrupt request. When the DTC is activated by an interrupt, the interrupt control mode and interrupt mask bits are not affected.

5.3.3 Interrupt Exception Handling Vector Table

Table 5-4 shows interrupt exception handling sources, vector addresses, and interrupt priorities. For default priorities, the lower the vector number, the higher the priority.

Priorities among modules can be set by means of the IPR. The situation when two or more modules are set to the same priority, and priorities within a module, are fixed as shown in table 5-4.

104

	Origin of Interrupt	Vector	Vector Address* Advanced		
Interrupt Source	Source	Number	Mode	IPR	Priority
NMI	External	7	H'001C		High
IRQ0	pin	16	H'0040	IPRA6 to 4	1
IRQ1		17	H'0044	IPRA2 to 0	
IRQ2 IRQ3		18 19	H'0048 H'004C	IPRB6 to 4	_
IRQ4 IRQ5		20 21	H'0050 H'0054	IPRB2 to 0	_
IRQ6 IRQ7		22 23	H'0058 H'005C	IPRC6 to 4	_
SWDTEND (software activation interrupt end)	DTC	24	H'0060	IPRC2 to 0	_
WOVI0 (interval timer)	Watchdog timer 0	25	H'0064	IPRD6 to 4	_
PC break	PC break	27	H'006C	IPRE6 to 4	_
ADI (A/D conversion end)	A/D	28	H'0070	IPRE2 to 0	_
WOVI1 (interval timer)	Watchdog timer 1	29	H'0074		
Reserved	_	30 31	H'0078 H'007C		
TGI0A (TGR0A input capture/compare match)	TPU channel 0	32	H'0080	IPRF6 to 4	_
TGI0B (TGR0B input capture/compare match)		33	H'0084		
TGI0C (TGR0C input capture/compare match)		34	H'0088		
TGI0D (TGR0D input capture/compare match)		35	H'008C		
TCI0V (overflow 0)		36	H'0090		_
Reserved	—	37 38	H'0094 H'0098		
		39	H'009C		Low

Table 5-4 Interrupt Sources, Vector Addresses, and Interrupt Priorities

Note: * Lower 16 bits of the start address.

HITACHI

Table 5-4 Interrupt Sources, Vector Addresses, and Interrupt Priorities (cont)

Interrupt Source	Origin of Interrupt Source	Vector Number	Vector Address ^{*1} Advanced Mode	IPR	Priority
TGI1A (TGR1A input capture/compare match)	TPU channel 1	40	H'00A0	IPRF2 to 0	High
TGI1B (TGR1B input capture/compare match)		41	H'00A4		
TCI1V (overflow 1)		42	H'00A8		
TCI1U (underflow 1)		43	H'00AC		_
TGI2A (TGR2A input capture/compare match)	TPU channel 2	44	H'00B0	IPRG6 to 4	
TGI2B (TGR2B input capture/compare match)		45	H'00B4		
TCI2V (overflow 2)		46	H'00B8		
TCI2U (underflow 2)		47	H'00BC		_
TGI3A (TGR3A input capture/compare match)	TPU channel 3* ²	48	H'00C0	IPRG2 to 0	
TGI3B (TGR3B input capture/compare match)		49	H'00C4		
TGI3C (TGR3C input capture/compare match)		50	H'00C8		
TGI3D (TGR3D input capture/compare match)		51	H'00CC		
TCI3V (overflow 3)		52	H'00D0		
Reserved	_	53	H'00D4		
		54	H'00D8		
		55	H'00DC		_
TGI4A (TGR4A input capture/compare match)	TPU channel 4* ²	56	H'00E0	IPRH6 to 4	
TGI4B (TGR4B input capture/compare match)		57	H'00E4		
TCI4V (overflow 4)		58	H'00E8		
TCI4U (underflow 4)		59	H'00EC		
TGI5A (TGR5A input capture/compare match)	TPU channel 5* ²	60	H'00F0	IPRH2 to 0	
TGI5B (TGR5B input capture/compare match)		61	H'00F4		
TCI5V (overflow 5)		62	H'00F8		
TCI5U (underflow 5)		63	H'00FC		Low

Notes: 1. Lower 16 bits of the start address.

2. H8S/2237 Series only.

Tuble 5 4 Interrupt Sources, vector Muuresses, una interrupt i northes (cont)	Table 5-4	Interrupt Sources,	Vector Addresses, ai	nd Interrupt Priorities (cont)	
---	-----------	--------------------	----------------------	--------------------------------	--

	Origin of		Vector Address ^{*1}		
Interrupt Source	Interrupt Source	Vector Number	Advanced Mode	IPR	Priority
CMIA0 (compare match A) CMIB0 (compare match B) OVI0 (overflow)	8-bit timer channel 0	64 65 66	H'0100 H'0104 H'0108	IPRI6 to 4	High
Reserved	—	67	H'010C		
CMIA1 (compare match A) CMIB1 (compare match B) OVI1 (overflow)	8-bit timer channel 1	68 69 70	H'0110 H'0114 H'0118	IPRI2 to 0	-
Reserved	_	71	H'011C		
ERI0 (receive error 0) RXI0 (reception completed 0) TXI0 (transmit data empty 0) TEI0 (transmission end 0)	SCI channel 0	80 81 82 83	H'0140 H'0144 H'0148 H'014C	IPRJ2 to 0	
ERI1 (receive error 1) RXI1 (reception completed 1) TXI1 (transmit data empty 1) TEI1 (transmission end 1)	SCI channel 1	84 85 86 87	H'0150 H'0154 H'0158 H'015C	IPRK6 to 4	-
ERI2 (receive error 2) RXI2 (reception completed 2) TXI2 (transmit data empty 2) TEI2 (transmission end 2)	SCI channel 2* ²	88 89 90 91	H'0160 H'0164 H'0168 H'016C	IPRK2 to 0	-
ERI3 (receive error 3) RXI3 (reception completed 3) TXI3 (transmit data empty 3) TEI3 (transmission end 3)	SCI channel 3	120 121 122 123	H'01E0 H'01E4 H'01E8 H'01EC	IPRO6 to 4	Low

Notes: 1. Lower 16 bits of the start address.

2. H8S/2237 Series only.

HITACHI

5.4 Interrupt Operation

5.4.1 Interrupt Control Modes and Interrupt Operation

Interrupt operations in the H8S/2237 Series and H8S/2227 Series differ depending on the interrupt control mode.

NMI interrupts are accepted at all times except in the reset state and the hardware standby state. In the case of IRQ interrupts and on-chip supporting module interrupts, an enable bit is provided for each interrupt. Clearing an enable bit to 0 disables the corresponding interrupt request. Interrupt sources for which the enable bits are set to 1 are controlled by the interrupt controller.

Table 5-5 shows the interrupt control modes.

The interrupt controller performs interrupt control according to the interrupt control mode set by the INTM1 and INTM0 bits in SYSCR, the priorities set in IPR, and the masking state indicated by the I and UI bits in the CPU's CCR, and bits I2 to I0 in EXR.

Interrupt	SYSCR		Priority Setting	Interrupt		
Control Mode	INTM1	INTM0	Registers	Mask Bits	Description	
0	0	0	_	I	Interrupt mask control is performed by the I bit.	
_	_	1	_	_	Setting prohibited	
2	1	0	IPR	l2 to l0	8-level interrupt mask control is performed by bits I2 to I0. 8 priority levels can be set with IPR.	
_	_	1	_		Setting prohibited	

Table 5-5 Interrupt Control Modes

Figure 5-4 shows a block diagram of the priority decision circuit.




Figure 5-4 Block Diagram of Interrupt Control Operation

(1) Interrupt Acceptance Control

In interrupt control mode 0, interrupt acceptance is controlled by the I bit in CCR.

Table 5-6 shows the interrupts selected in each interrupt control mode.

Table 5-6 Interrupts Selected in Each Interrupt Control Mode (1)

Interrupt Mask Bits

Interrupt Control Mode	I	Selected Interrupts
0	0	All interrupts
	1	NMI interrupts
2	*	All interrupts

Legend

* : Don't care

HITACHI

(2) 8-Level Control

In interrupt control mode 2, 8-level mask level determination is performed for the selected interrupts in interrupt acceptance control according to the interrupt priority level (IPR).

The interrupt source selected is the interrupt with the highest priority level, and whose priority level set in IPR is higher than the mask level.

Table 5-7 Interrupts Selected in Each Interrupt Control Mode (2)

Interrupt Control Mode	Selected Interrupts
0	All interrupts
2	Highest-priority-level (IPR) interrupt whose priority level is greater than the mask level (IPR > I2 to I0).

(3) Default Priority Determination

When an interrupt is selected by 8-level control, its priority is determined and a vector number is generated.

If the same value is set for IPR, acceptance of multiple interrupts is enabled, and so only the interrupt source with the highest priority according to the preset default priorities is selected and has a vector number generated.

Interrupt sources with a lower priority than the accepted interrupt source are held pending.

Table 5-8 shows operations and control signal functions in each interrupt control mode.

Table 5-8 Operations and Control Signal Functions in Each Interrupt Control Mode

Interrupt Control	Setting		Interrupt Acceptance Control		eptance 8-Level Control		ontrol	Default _Priority	т
Mode	INTM1	INTM0		I		l2 to l	0 IPR	Determination	(Trace)
0	0	0	0	IM	Х		<u>*</u> * ²	0	
2	1	0	Х	<u></u> * ¹	0	IM	PR	0	Т

Legend

○ : Interrupt operation control performed

X : No operation. (All interrupts enabled)

IM : Used as interrupt mask bit

PR : Sets priority.

— : Not used.

Notes: 1. Set to 1 when interrupt is accepted.

2. Keep the initial setting.

5.4.2 Interrupt Control Mode 0

Enabling and disabling of IRQ interrupts and on-chip supporting module interrupts can be set by means of the I bit in the CPU's CCR. Interrupts are enabled when the I bit is cleared to 0, and disabled when set to 1.

Figure 5-5 shows a flowchart of the interrupt acceptance operation in this case.

- [1] If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- [2] The I bit is then referenced. If the I bit is cleared to 0, the interrupt request is accepted. If the I bit is set to 1, only an NMI interrupt is accepted, and other interrupt requests are held pending.
- [3] Interrupt requests are sent to the interrupt controller, the highest-ranked interrupt according to the priority system is accepted, and other interrupt requests are held pending.
- [4] When an interrupt request is accepted, interrupt exception handling starts after execution of the current instruction has been completed.
- [5] The PC and CCR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.
- [6] Next, the I bit in CCR is set to 1. This masks all interrupts except NMI.
- [7] A vector address is generated for the accepted interrupt, and execution of the interrupt handling routine starts at the address indicated by the contents of that vector address.

HITACHI




Figure 5-5 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 0

5.4.3 Interrupt Control Mode 2

Eight-level masking is implemented for IRQ interrupts and on-chip supporting module interrupts by comparing the interrupt mask level set by bits I2 to I0 of EXR in the CPU with IPR.

Figure 5-6 shows a flowchart of the interrupt acceptance operation in this case.

- [1] If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- [2] When interrupt requests are sent to the interrupt controller, the interrupt with the highest priority according to the interrupt priority levels set in IPR is selected, and lower-priority interrupt requests are held pending. If a number of interrupt requests with the same priority are generated at the same time, the interrupt request with the highest priority according to the priority system shown in table 5-4 is selected.
- [3] Next, the priority of the selected interrupt request is compared with the interrupt mask level set in EXR. An interrupt request with a priority no higher than the mask level set at that time is held pending, and only an interrupt request with a priority higher than the interrupt mask level is accepted.
- [4] When an interrupt request is accepted, interrupt exception handling starts after execution of the current instruction has been completed.
- [5] The PC, CCR, and EXR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.
- [6] The T bit in EXR is cleared to 0. The interrupt mask level is rewritten with the priority level of the accepted interrupt.If the accepted interrupt is NMI, the interrupt mask level is set to H'7.
- [7] A vector address is generated for the accepted interrupt, and execution of the interrupt handling routine starts at the address indicated by the contents of that vector address.

HITACHI






Figure 5-6 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 2

114

5.4.4 Interrupt Exception Handling Sequence

Figure 5-7 shows the interrupt exception handling sequence. The example shown is for the case where interrupt control mode 0 is set in advanced mode, and the program area and stack area are in on-chip memory.





HITACHI

5.4.5 Interrupt Response Times

The H8S/2237 Series and H8S/2227 Series are capable of fast word transfer instruction to on-chip memory, and the program area is provided in on-chip ROM and the stack area in on-chip RAM, enabling high-speed processing.

Table 5-9 shows interrupt response times - the interval between generation of an interrupt request and execution of the first instruction in the interrupt handling routine. The execution status symbols used in table 5-9 are explained in table 5-10.

		Norma	al Mode∗⁵	Advanced Mode		
No.	Execution Status	INTM1 = 0	INTM1 = 1	INTM1 = 0	INTM1 = 1	
1	Interrupt priority determination*1	3	3	3	3	
2	Number of wait states until executing instruction ends* ²	1 to 19+2·S ₁	1 to 19+2·S ₁	1 to 19+2⋅S _ı	1 to 19+2⋅S _ı	
3	PC, CCR, EXR stack save	2·S _κ	3⋅S _κ	2·S _κ	3⋅S _κ	
4	Vector fetch	S	S	2.S	2.S	
5	Instruction fetch*3	2·S,	2·S,	2.S	2·S ₁	
6	Internal processing*4	2	2	2	2	
Total	(using on-chip memory)	11 to 31	12 to 32	12 to 32	13 to 33	

Table 5-9 Interrupt Response Times

Notes: 1. Two states in case of internal interrupt.

2. Refers to MULXS and DIVXS instructions.

3. Prefetch after interrupt acceptance and interrupt handling routine prefetch.

4. Internal processing after interrupt acceptance and internal processing after vector fetch.

5. Not available in the H8S/2237 Series and H8S/2227 Series.

HITACHI

				Object of Ac	cess	
				Exter	nal Device	
			8 Bit Bus		16 Bit Bu	s
Symbol	Internal Memory	2-State Access	3-State Access	2-State Access	3-State Access	
Instruction fetch	Sı	1	4	6+2m	2	3+m
Branch address read	S_{J}					
Stack manipulation	Sκ					

Table 5-10 Number of States in Interrupt Handling Routine Execution Statuses

Legend

m : Number of wait states in an external device access.

5.5 Usage Notes

5.5.1 Contention between Interrupt Generation and Disabling

When an interrupt enable bit is cleared to 0 to disable interrupts, the disabling becomes effective after execution of the instruction.

In other words, when an interrupt enable bit is cleared to 0 by an instruction such as BCLR or MOV, if an interrupt is generated during execution of the instruction, the interrupt concerned will still be enabled on completion of the instruction, and so interrupt exception handling for that interrupt will be executed on completion of the instruction. However, if there is an interrupt request of higher priority than that interrupt, interrupt exception handling will be executed for the higher-priority interrupt, and the lower-priority interrupt will be ignored.

The same also applies when an interrupt source flag is cleared to 0.

Figure 5-8 shows and example in which the CMIEA bit in 8-bit timer TCR is cleared to 0.

HITACHI




Figure 5-8 Contention between Interrupt Generation and Disabling

The above contention will not occur if an enable bit or interrupt source flag is cleared to 0 while the interrupt is masked.

5.5.2 Instructions that Disable Interrupts

Instructions that disable interrupts are LDC, ANDC, ORC, and XORC. After any of these instructions is executed, all interrupts including NMI are disabled and the next instruction is always executed. When the I bit is set by one of these instructions, the new value becomes valid two states after execution of the instruction ends.

5.5.3 Times when Interrupts are Disabled

There are times when interrupt acceptance is disabled by the interrupt controller.

The interrupt controller disables interrupt acceptance for a 3-state period after the CPU has updated the mask level with an LDC, ANDC, ORC, or XORC instruction.

5.5.4 Interrupts during Execution of EEPMOV Instruction

Interrupt operation differs between the EEPMOV.B instruction and the EEPMOV.W instruction.

118

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during the transfer is not accepted until the move is completed.

With the EEPMOV.W instruction, if an interrupt request is issued during the transfer, interrupt exception handling starts at a break in the transfer cycle. The PC value saved on the stack in this case is the address of the next instruction.

Therefore, if an interrupt is generated during execution of an EEPMOV.W instruction, the following coding should be used.

L1: EEPMOV.W MOV.W R4,R4 BNE L1

5.6 DTC Activation by Interrupt

5.6.1 Overview

The DTC can be activated by an interrupt. In this case, the following options are available:

- Interrupt request to CPU
- Activation request to DTC
- Selection of a number of the above

For details of interrupt requests that can be used with to activate the DTC, see section 8, Data Transfer Controller.

5.6.2 Block Diagram

Figure 5-9 shows a block diagram of the DTC interrupt controller.

HITACHI




Figure 5-9 Interrupt Control for DTC

5.6.3 Operation

The interrupt controller has three main functions in DTC control.

(1) Selection of Interrupt Source: Interrupt sources can be specified as DTC activation requests or CPU interrupt requests by means of the DTCE bit of DTCEA to DTCEF in the DTC.

After a DTC data transfer, the DTCE bit can be cleared to 0 and an interrupt request sent to the CPU in accordance with the specification of the DISEL bit of MRB in the DTC.

When the DTC has performed the specified number of data transfers and the transfer counter value is zero, the DTCE bit is cleared to 0 and an interrupt request is sent to the CPU after the DTC data transfer.

(2) **Determination of Priority:** The DTC activation source is selected in accordance with the default priority order, and is not affected by mask or priority levels. See section 8.3.3, DTC Vector Table, for the respective priorities.

(3) **Operation Order:** If the same interrupt is selected as a DTC activation source and a CPU interrupt source, the DTC data transfer is performed first, followed by CPU interrupt exception handling.

Table 5-11 summarizes interrupt source selection and interrupt source clearance control according to the settings of the DTCE bit of DTCEA to DTCEF and DTCEI in the DTC, and the DISEL bit of MRB in the DTC.

120

Table 5-11	Interrupt Source	Selection and	Clearing Control
------------	------------------	---------------	-------------------------

	Settings				
DTC		Interrupt Source Selection/Clearing Control			
DTCE	DISEL	DTC	CPU		
0	*	Х	Δ		
1	0	Δ	Х		
	1	0	Δ		

Legend

 Δ : The relevant interrupt is used. Interrupt source clearing is performed.

(The CPU should clear the source flag in the interrupt handling routine.)

 $\odot\,$: The relevant interrupt is used. The interrupt source is not cleared.

X : The relevant bit cannot be used.

* : Don't care

(4) Notes on Use: SCI and A/D converter interrupt sources are cleared when the DTC reads or writes to the prescribed register, and are not dependent upon the DISEL bit.

HITACHI

122

Section 6 PC Break Controller (PBC)

6.1 Overview

The PC break controller (PBC) provides functions that simplify program debugging. Using these functions, it is easy to create a self-monitoring debugger, enabling programs to be debugged with the chip alone, without using an in-circuit emulator. Four break conditions can be set in the PBC: instruction fetch, data read, data write, and data read/write.

6.1.1 Features

The PC break controller has the following features:

- Two break channels (A and B)
- The following can be set as break compare conditions:
 - 24 address bits
 - Bit masking possible
 - Bus cycle
 - Instruction fetch
 - Data access: data read, data write, data read/write
 - Bus master
 Either CPU or CPU/DTC can be selected
- The timing of PC break exception handling after the occurrence of a break condition is as follows:
 - Immediately before execution of the instruction fetched at the set address (instruction fetch)
 - Immediately after execution of the instruction that accesses data at the set address (data access)
- Module stop mode can be set
 - The initial setting is for PBC operation to be halted. Register access is enabled by clearing module stop mode.

HITACHI

6.1.2 Block Diagram

Figure 6-1 shows a block diagram of the PC break controller.




Figure 6-1 Block Diagram of PC Break Controller

6.1.3 Register Configuration

Table 6-1 shows the PC break controller registers.

Table 6-1 PC Break Controller Registers

			Initia	I Value	
Name	Abbreviation	R/W	Power-On	Manual	Address*1
Break address register A	BARA	R/W	H'000000	Retained	H'FE00
Break address register B	BARB	R/W	H'000000	Retained	H'FE04
Break control register A	BCRA	R(W) [,]	* ² H'00	Retained	H'FE08
Break control register B	BCRB	R(W) [;]	^{*2} H'00	Retained	H'FE09
Module stop control register C	MSTPCRC	R/W	H'FF	Retained	H'FDEA

Notes: 1. Lower 16 bits of the address.

2. Only 0 can be written, to clear the flag.

6.2 **Register Descriptions**

6.2.1 Break Address Register A (BARA)

••• 24 23 22 Bit 20 19 18 17 16 ••• BAA ΒΑΑ ΒΑΑ ΒΑΑ Unde- ···· Unde- 0 fined fined -- ··· - R/V Initial value ••• 0 R/W R/W R/W R/W R/W R/W R/W ··· R/W R/W R/W R/W R/W R/W R/W R/W Read/Write

BARA is a 32-bit readable/writable register that specifies the channel A break address.

BAA23 to BAA0 are initialized to H'000000 by a power-on reset and in hardware standby mode.

Bits 31 to 24—Reserved: These bits return an undefined value if read, and cannot be modified.

Bits 23 to 0—Break Address A23 to A0 (BAA23 to BAA0): These bits hold the channel A PC break address.

HITACHI

6.2.2 Break Address Register B (BARB)

BARB is the channel B break address register. The bit configuration is the same as for BARA.

6.2.3 Break Control Register A (BCRA)

Bit	7	6	5	4	3	2	1	0
	CMFA	CDA	BAMRA2	BAMRA1	BAMRA0	CSELA1	CSELA0	BIEA
Initial value	0	0	0	0	0	0	0	0
Read/Write	R(W)*	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: Only 0 can be written to bit 7, to clear this flag.

BCRA is an 8-bit readable/writable register that controls channel A PC breaks. BCRA (1) selects the break condition bus master, (2) specifies bits subject to address comparison masking, and (3) specifies whether the break condition is applied to an instruction fetch or a data access. It also contains a condition match flag.

BCRA is initialized to H'00 by a power-on reset and in hardware standby mode.

Bit 7—Condition Match Flag A (CMFA): Set to 1 when a break condition set for channel A is satisfied. This flag is not cleared to 0.

Bit 7

CMFA	Description	
	[Clearing condition]	
	When 0 is written to CMFA after reading CMFA = 1	(Initial value)
	[Setting condition]	
	When a condition set for channel A is satisfied	

Bit 6—CPU Cycle/DTC Cycle Select A (CDA): Selects the channel A break condition bus master.

Bit 6

CDA	Description	
0	PC break is performed when CPU is bus master	(Initial value)
1	PC break is performed when CPU or DTC is bus master	

126

Bits 5 to 3—Break Address Mask Register A2 to A0 (BAMRA2 to BAMRA0): These bits specify which bits of the break address (BAA23 to BAA0) set in BARA are to be masked.

Bit 5	Bit 4	Bit 3	
BAMRA2	BAMRA1	BAMRA0	Description
0	0	0	All BARA bits are unmasked and included in break conditions (Initial value)
		1	BAA0 (lowest bit) is masked, and not included in break conditions
	1	0	BAA1 to 0 (lower 2 bits) are masked, and not included in break conditions
		1	BAA2 to 0 (lower 3 bits) are masked, and not included in break conditions
1	0	0	BAA3 to 0 (lower 4 bits) are masked, and not included in break conditions
		1	BAA7 to 0 (lower 8 bits) are masked, and not included in break conditions
	1	0	BAA11 to 0 (lower 12 bits) are masked, and not included in break conditions
		1	BAA15 to 0 (lower 16 bits) are masked, and not included in break conditions

Bits 2 to 1—Break Condition Select A (CSELA1 to CSELA0): These bits selection an instruction fetch, data read, data write, or data read/write cycle as the channel A break condition.

Bit 2	Bit 1		
CSELA1	CSELA0	Description	
0	0	Instruction fetch is used as break condition	(Initial value)
	1	Data read cycle is used as break condition	
1	0	Data write cycle is used as break condition	
	1	Data read/write cycle is used as break condition	

Bits 0—Break Interrupt Enable A (BIEA): Enables or disables channel A PC break interrupts.

Bit 0		
BIEA	Description	
0	PC break interrupts are disabled	(Initial value)
1	PC break interrupts are enabled	

HITACHI

6.2.4 Break Control Register B (BCRB)

BCRB is the channel B break control register. The bit configuration is the same as for BCRA.

6.2.5 Module Stop Control Register C (MSTPCRC)

Bit	7	6	5	4	3	2	1	0
	MSTPC7	MSTPC6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	MSTPC0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

MSTPCRC is an 8-bit readable/writable register that performs module stop mode control.

When the MSTPC4 bit is set to 1, PC break controller operation is stopped at the end of the bus cycle, and module stop mode is entered. Register read/write accesses are not possible in module stop mode. For details, see section 20.5, Module Stop Mode.

MSTPCRC is initialized to H'FF by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 4—Module Stop (MSTPC4): Specifies the PC break controller module stop mode.

Bit 4

MSTPC4	Description	
0	PC break controller module stop mode is cleared	
1	PC break controller module stop mode is set	(Initial value)

6.3 Operation

The operation flow from break condition setting to PC break interrupt exception handling is shown in sections 6.3.1 and 6.3.2, taking the example of channel A.

6.3.1 PC Break Interrupt Due to Instruction Fetch

- (1) Initial settings
 - Set the break address in BARA. For a PC break caused by an instruction fetch, set the address of the first instruction byte as the break address.
 - Set the break conditions in BCRA.

BCRA bit 6 (CDA): With a PC break caused by an instruction fetch, the bus master must be the CPU. Set 0 to select the CPU.

BCRA bits 5 to 3 (BAMA2 to 0): Set the address bits to be masked.

BCRA bits 2 to 1 (CSELA1 to 0): Set 00 to specify an instruction fetch as the break condition.

BCRA bit 0 (BIEA): Set to 1 to enable break interrupts.

- (2) Satisfaction of break condition
 - When the instruction at the set address is fetched, a PC break request is generated immediately before execution of the fetched instruction, and the condition match flag (CMFA) is set.
- (3) Interrupt handling
 - After priority determination by the interrupt controller, PC break interrupt exception handling is started.

6.3.2 PC Break Interrupt Due to Data Access

- (1) Initial settings
 - Set the break address in BARA. For a PC break caused by a data access, set the target ROM, RAM, I/O, or external address space address as the break address. Stack operations and branch address reads are included in data accesses.
 - Set the break conditions in BCRA.

BCRA bit 6 (CDA): Select the bus master.

BCRA bits 5 to 3 (BAMA2 to 0): Set the address bits to be masked.

BCRA bits 2 to 1 (CSELA1 to 0): Set 01, 10, or 11 to specify data access as the break condition.

BCRA bit 0 (BIEA): Set to 1 to enable break interrupts.

HITACHI

(2) Satisfaction of break condition

- After execution of the instruction that performs a data access on the set address, a PC break request is generated and the condition match flag (CMFA) is set.
- (3) Interrupt handling
 - After priority determination by the interrupt controller, PC break interrupt exception handling is started.

6.3.3 Notes on PC Break Interrupt Handling

- (1) The PC break interrupt is shared by channels A and B. The channel from which the request was issued must be determined by the interrupt handler.
- (2) The CMFA and CMFB flags are not cleared to 0, so 0 must be written to CMFA or CMFB after first reading the flag while it is set to 1. If the flag is left set to 1, another interrupt will be requested after interrupt handling ends.
- (3) A PC break interrupt generated when the DTC is the bus master is accepted after the bus has been transferred to the CPU by the bus controller.

6.3.4 Operation in Transitions to Power-Down Modes

The operation when a PC break interrupt is set for an instruction fetch at the address after a SLEEP instruction is shown below.

(1) When the SLEEP instruction causes a transition from high-speed (medium-speed) mode to sleep mode, or from subactive mode to subsleep mode:

After execution of the SLEEP instruction, a transition is not made to sleep mode or subsleep mode, and PC break interrupt handling is executed. After execution of PC break interrupt handling, the instruction at the address after the SLEEP instruction is executed (figure 6-2 (A)).

(2) When the SLEEP instruction causes a transition from high-speed (medium-speed) mode to subactive mode:

After execution of the SLEEP instruction, a transition is made to subactive mode via direct transition exception handling. After the transition, PC break interrupt handling is executed, then the instruction at the address after the SLEEP instruction is executed (figure 6-2 (B)).

(3) When the SLEEP instruction causes a transition from subactive mode to high-speed (medium-speed) mode:

130

After execution of the SLEEP instruction, and following the clock oscillation settling time, a transition is made to high-speed (medium-speed) mode via direct transition exception handling. After the transition, PC break interrupt handling is executed, then the instruction at the address after the SLEEP instruction is executed (figure 6-2 (C)).

(4) When the SLEEP instruction causes a transition to software standby mode or watch mode: After execution of the SLEEP instruction, a transition is made to the respective mode, and PC break interrupt handling is not executed. However, the CMFA or CMFB flag is set (figure 6-2 (D)).




Figure 6-2 Operation in Power-Down Mode Transitions

6.3.5 PC Break Operation in Continuous Data Transfer

If a PC break interrupt is generated when the following operations are being performed, exception handling is executed on completion of the specified transfer.

- (1) When a PC break interrupt is generated at the transfer address of an EEPMOV.B instruction: PC break exception handling is executed after all data transfers have been completed and the EEPMOV.B instruction has ended.
- (2) When a PC break interrupt is generated at a DTC transfer address:

PC break exception handling is executed after the DTC has completed the specified number of data transfers, or after data for which the DISEL bit is set to 1 has been transferred.

HITACHI

6.3.6 When Instruction Execution is Delayed by One State

Caution is required in the following cases, as instruction execution is one state later than usual.

- (1) When the PBC is enabled (i.e. when the break interrupt enable bit is set to 1), execution of a one-word branch instruction (Bcc d:8, BSR, JSR, JMP, TRAPA, RTE, or RTS) located in on-chip ROM or RAM is always delayed by one state.
- (2) When break interruption by instruction fetch is set, the set address indicates on-chip ROM or RAM space, and that address is used for data access, the instruction that executes the data access is one state later than in normal operation.
- (3) When break interruption by instruction fetch is set and a break interrupt is generated, if the executing instruction immediately preceding the set instruction has one of the addressing modes shown below, and that address indicates on-chip ROM or RAM,
- the instruction will be one state later than in normal operation.

@ERn, @(d:16,ERn), @(d:32,ERn), @-ERn/ERn+, @aa:8, @aa:24, @aa:32, @(d:8,PC), @(d:16,PC), @@aa:8

(4) When break interruption by instruction fetch is set and a break interrupt is generated, if the executing instruction immediately preceding the set instruction is NOP or SLEEP, or has #xx,Rn as its addressing mode, and that instruction is located in on-chip ROM or RAM, the instruction will be one state later than in normal operation.

6.3.7 Additional Notes

(1) When a PC break is set for an instruction fetch at the address following a BSR, JSR, JMP, TRAPA, RTE, or RTS instruction:

Even if the instruction at the address following a BSR, JSR, JMP, TRAPA, RTE, or RTS instruction is fetched, it is not executed, and so a PC break interrupt is not generated by the instruction fetch at the next address.

- (2) When the I bit is set by an LDC, ANDC, ORC, or XORC instruction, a PC break interrupt becomes valid two states after the end of the executing instruction. If a PC break interrupt is set for the instruction following one of these instructions, since interrupts, including NMI, are disabled for a 3-state period in the case of LDC, ANDC, ORC, and XORC, the next instruction is always executed. For details, see section 5, Interrupt Controller.
- (3) When a PC break is set for an instruction fetch at the address following a Bcc instruction: A PC break interrupt is generated if the instruction at the next address is executed in accordance with the branch condition, but is not generated if the instruction at the next address is not executed.
- (4) When a PC break is set for an instruction fetch at the branch destination address of a Bcc instruction:

A PC break interrupt is generated if the instruction at the branch destination is executed in accordance with the branch condition, but is not generated if the instruction at the branch destination is not executed.

134

Section 7 Bus Controller

7.1 Overview

The H8S/2237 Series and H8S/2227 Series have a built-in bus controller (BSC) that manages the external address space divided into eight areas. The bus specifications, such as bus width and number of access states, can be set independently for each area, enabling multiple memories to be connected easily.

The bus controller also has a bus arbitration function, and controls the operation of the internal bus masters: the CPU and data transfer controller (DTC).

7.1.1 Features

The features of the bus controller are listed below.

- Manages external address space in area units
 - Manages the external space as 8 areas of 2-Mbytes
 - Bus specifications can be set independently for each area
 - Burst ROM interface can be set
- Basic bus interface
 - Chip select ($\overline{CS0}$ to $\overline{CS7}$) can be output for areas 0 to 7
 - 8-bit access or 16-bit access can be selected for each area
 - 2-state access or 3-state access can be selected for each area
 - Program wait states can be inserted for each area
- Burst ROM interface
 - Burst ROM interface can be set for area 0
 - Choice of 1- or 2-state burst access
- Idle cycle insertion
 - An idle cycle can be inserted in case of an external read cycle between different areas
 - An idle cycle can be inserted in case of an external write cycle immediately after an external read cycle
- Bus arbitration function
 - Includes a bus arbiter that arbitrates bus mastership among the CPU and DTC
- Other features
 - External bus release function

HITACHI

7.1.2 Block Diagram

Figure 7-1 shows a block diagram of the bus controller.




Figure 7-1 Block Diagram of Bus Controller

136

7.1.3 Pin Configuration

Table 7-1 summarizes the pins of the bus controller.

Table 7-1 Bus	Controller	Pins
---------------	------------	------

Name	Symbol	I/O	Function
Address strobe	ĀS	Output	Strobe signal indicating that address output on address bus is enabled.
Read	RD	Output	Strobe signal indicating that external space is being read.
High write	HWR	Output	Strobe signal indicating that external space is to be written, and upper half (D15 to D8) of data bus is enabled.
Low write	LWR	Output	Strobe signal indicating that external space is to be written, and lower half (D7 to D0) of data bus is enabled.
Chip select 0 to 7	$\overline{CS0}$ to $\overline{CS7}$	Output	Strobe signal indicating that areas 0 to 7 are selected.
Wait	WAIT	Input	Wait request signal when accessing external 3-state access space.
Bus request	BREQ	Input	Request signal that releases bus to external device.
Bus request acknowledge	BACK	Output	Acknowledge signal indicating that bus has been released.

7.1.4 Register Configuration

Table 7-2 summarizes the registers of the bus controller.

Table 7-2 Bus Controller Registers

			Initial		
Name	Abbreviation	R/W	Power-On Reset	Manual Reset	Address* ¹
Bus width control register	ABWCR	R/W	H'FF/H'00*2	Retained	H'FED0
Access state control register	ASTCR	R/W	H'FF	Retained	H'FED1
Wait control register H	WCRH	R/W	H'FF	Retained	H'FED2
Wait control register L	WCRL	R/W	H'FF	Retained	H'FED3
Bus control register H	BCRH	R/W	H'D0	Retained	H'FED4
Bus control register L	BCRL	R/W	H'08	Retained	H'FED5
Pin function control register	PFCR	R/W	H'0D/H'00*3	Retained	H'FDEB

Notes: 1. Lower 16 bits of the address.

2. Determined by the MCU operating mode.

3. Initialized to H'0D in modes 4 and 5, and to H'00 in modes 6 and 7.

7.2 **Register Descriptions**

Bit :	7	6	5	4	3	2	1	0
	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0
Modes 5 to 7								
Initial value :	1	1	1	1	1	1	1	1
RW :	R/W							
Mode 4								
Initial value :	0	0	0	0	0	0	0	0
RW :	R/W							

7.2.1 Bus Width Control Register (ABWCR)

ABWCR is an 8-bit readable/writable register that designates each area for either 8-bit access or 16-bit access.

ABWCR sets the data bus width for the external memory space. The bus width for on-chip memory and internal I/O registers is fixed regardless of the settings in ABWCR.

After a power-on reset and in hardware standby mode, ABWCR is initialized to H'FF in modes 5, 6, 7, and to H'00 in mode 4. It is not initialized by a manual reset or in software standby mode.

Bits 7 to 0—Area 7 to 0 Bus Width Control (ABW7 to ABW0): These bits select whether the corresponding area is to be designated for 8-bit access or 16-bit access.

Bit	n
-----	---

ABWn	 Description
0	Area n is designated for 16-bit access
1	Area n is designated for 8-bit access

(n = 7 to 0)

HITACHI

7.2.2 Access State Control Register (ASTCR)

Bit	:	7	6	5	4	3	2	1	0
		AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0
Initial va	lue :	1	1	1	1	1	1	1	1
R/W	:	R/W							

ASTCR is an 8-bit readable/writable register that designates each area as either a 2-state access space or a 3-state access space.

ASTCR sets the number of access states for the external memory space. The number of access states for on-chip memory and internal I/O registers is fixed regardless of the settings in ASTCR.

ASTCR is initialized to H'FF by a power-on reset and in hardware standby mode. It is not initialized by a manual reset or in software standby mode.

Bits 7 to 0—Area 7 to 0 Access State Control (AST7 to AST0): These bits select whether the corresponding area is to be designated as a 2-state access space or a 3-state access space.

Wait state insertion is enabled or disabled at the same time.

Bit n		
ASTn	Description	
0	Area n is designated for 2-state access Wait state insertion in area n external space is disabled	
1	Area n is designated for 3-state access Wait state insertion in area n external space is enabled	(Initial value)
		(n = 7 to 0)

HITACHI

7.2.3 Wait Control Registers H and L (WCRH, WCRL)

WCRH and WCRL are 8-bit readable/writable registers that select the number of program wait states for each area.

Program waits are not inserted in the case of on-chip memory or internal I/O registers.

WCRH and WCRL are initialized to H'FF by a power-on reset and in hardware standby mode. They are not initialized by a manual reset or in software standby mode.

(1) WCRH

Bit	:	7	6	5	4	3	2	1	0
		W71	W70	W61	W60	W51	W50	W41	W40
Initial val	ue :	1	1	1	1	1	1	1	1
R/W	:	R/W							

Bits 7 and 6—Area 7 Wait Control 1 and 0 (W71, W70): These bits select the number of program wait states when area 7 in external space is accessed while the AST7 bit in ASTCR is set to 1.

Bit 7	Bit 6	
W71	W70	Description
0	0	Program wait not inserted when external space area 7 is accessed
	1	1 program wait state inserted when external space area 7 is accessed
1	0	2 program wait states inserted when external space area 7 is accessed
_	1	3 program wait states inserted when external space area 7 is accessed (Initial value)

Bits 5 and 4—Area 6 Wait Control 1 and 0 (W61, W60): These bits select the number of program wait states when area 6 in external space is accessed while the AST6 bit in ASTCR is set to 1.

Bit 5	Bit 4	
W61	W60	 Description
0	0	Program wait not inserted when external space area 6 is accessed
	1	1 program wait state inserted when external space area 6 is accessed
1	0	2 program wait states inserted when external space area 6 is accessed
	1	3 program wait states inserted when external space area 6 is accessed (Initial value)

Bits 3 and 2—Area 5 Wait Control 1 and 0 (W51, W50): These bits select the number of program wait states when area 5 in external space is accessed while the AST5 bit in ASTCR is set to 1.

Bit 3	Bit 2	
W51	W50	Description
0	0	Program wait not inserted when external space area 5 is accessed
	1	1 program wait state inserted when external space area 5 is accessed
1	0	2 program wait states inserted when external space area 5 is accessed
	1	3 program wait states inserted when external space area 5 is accessed (Initial value)

Bits 1 and 0—Area 4 Wait Control 1 and 0 (W41, W40): These bits select the number of program wait states when area 4 in external space is accessed while the AST4 bit in ASTCR is set to 1.

Bit 1	Bit 0	
W41	W40	Description
0	0	Program wait not inserted when external space area 4 is accessed
	1	1 program wait state inserted when external space area 4 is accessed
1	0	2 program wait states inserted when external space area 4 is accessed
	1	3 program wait states inserted when external space area 4 is accessed (Initial value)

(2) WCRL

Bit :	7	6	5	4	3	2	1	0
	W31	W30	W21	W20	W11	W10	W01	W00
Initial value :	1	1	1	1	1	1	1	1
R/W :	R/W							

Bits 7 and 6—Area 3 Wait Control 1 and 0 (W31, W30): These bits select the number of program wait states when area 3 in external space is accessed while the AST3 bit in ASTCR is set to 1.

Bit 7	Bit 6	
W31	W30	Description
0	0	Program wait not inserted when external space area 3 is accessed
	1	1 program wait state inserted when external space area 3 is accessed
1	0	2 program wait states inserted when external space area 3 is accessed
	1	3 program wait states inserted when external space area 3 is accessed (Initial value)

Bits 5 and 4—Area 2 Wait Control 1 and 0 (W21, W20): These bits select the number of program wait states when area 2 in external space is accessed while the AST2 bit in ASTCR is set to 1.

Bit 5	Bit 4	
W21	W20	Description
0	0	Program wait not inserted when external space area 2 is accessed
	1	1 program wait state inserted when external space area 2 is accessed
1	0	2 program wait states inserted when external space area 2 is accessed
	1	3 program wait states inserted when external space area 2 is accessed (Initial value)

Bits 3 and 2—Area 1 Wait Control 1 and 0 (W11, W10): These bits select the number of program wait states when area 1 in external space is accessed while the AST1 bit in ASTCR is set to 1.

Bit 3	Bit 2	
W11	W10	Description
0	0	Program wait not inserted when external space area 1 is accessed
	1	1 program wait state inserted when external space area 1 is accessed
1	0	2 program wait states inserted when external space area 1 is accessed
	1	3 program wait states inserted when external space area 1 is accessed (Initial value)

Bits 1 and 0—Area 0 Wait Control 1 and 0 (W01, W00): These bits select the number of program wait states when area 0 in external space is accessed while the AST0 bit in ASTCR is set to 1.

Bit 1	Bit 0	
W01	W00	Description
0	0	Program wait not inserted when external space area 0 is accessed
	1	1 program wait state inserted when external space area 0 is accessed
1	0	2 program wait states inserted when external space area 0 is accessed
_	1	3 program wait states inserted when external space area 0 is accessed (Initial value)

7.2.4 Bus Control Register H (BCRH)

Bit	:	7	6	5	4	3	2	1	0
		ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	—	—	—
Initial va	lue :	1	1	0	1	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

BCRH is an 8-bit readable/writable register that selects enabling or disabling of idle cycle insertion, and the memory interface for area 0.

BCRH is initialized to H'D0 by a power-on reset and in hardware standby mode. It is not initialized by a manual reset or in software standby mode.

Bit 7—Idle Cycle Insert 1 (ICIS1): Selects whether or not one idle cycle state is to be inserted between bus cycles when successive external read cycles are performed in different areas.

Bit 7	
ICIS1	Description
0	Idle cycle not inserted in case of successive external read cycles in different areas
1	Idle cycle inserted in case of successive external read cycles in different areas (Initial value)

Bit 6—Idle Cycle Insert 0 (ICIS0): Selects whether or not one idle cycle state is to be inserted between bus cycles when successive external read and external write cycles are performed.

Bit 6	
ICIS0	Description
0	Idle cycle not inserted in case of successive external read and external write cycles
1	Idle cycle inserted in case of successive external read and external write cycles (Initial value)

Bit 5—Burst ROM Enable (BRSTRM): Selects whether area 0 is used as a burst ROM interface.

Bit 5

BRSTRM	Description	
0	Area 0 is basic bus interface	(Initial value)
1	Area 0 is burst ROM interface	

HITACHI

Bit 4—Burst Cycle Select 1 (BRSTS1): Selects the number of burst cycles for the burst ROM interface.

Bit 4

BRSTS1	Description	
0	Burst cycle comprises 1 state	
1	Burst cycle comprises 2 states	(Initial value)

Bit 3—Burst Cycle Select 0 (BRSTS0): Selects the number of words that can be accessed in a burst ROM interface burst access.

Bit 3		
BRSTS0	Description	
0	Max. 4 words in burst access	(Initial value)
1	Max. 8 words in burst access	

Bits 2 to 0—Reserved: Only 0 should be written to these bits.

146

7.2.5 Bus Control Register L (BCRL)

Bit	:	7	6	5	4	3	2	1	0
		BRLE	_	_	—		_		WAITE
Initial va	alue :	0	0	0	0	1	0	0	0
R/W	:	R/W	R/W	_	R/W	R/W	R/W	R/W	R/W

BCRL is an 8-bit readable/writable register that performs selection of the external bus-released state protocol, and enabling or disabling of \overline{WAIT} pin input.

BCRL is initialized to H'08 by a power-on reset and in hardware standby mode. It is not initialized by a manual reset or in software standby mode.

Bit 7	
BRLE	Description
0	External bus release is disabled. $\overline{\text{BREQ}}$ and $\overline{\text{BACK}}$ can be used as I/O ports. (Initial value)
1	External bus release is enabled.

Bit 6—Reserved: Only 0 should be written to this bit.

Bit 5—Reserved: This bit cannot be modified and is always read as 0.

Bit 4—Reserved: Only 0 should be written to this bit.

Bit 3—Reserved: Only 1 should be written to this bit.

Bits 2 and 1—Reserved: Only 0 should be written to these bits.

Bit 0—WAIT Pin Enable (WAITE): Selects enabling or disabling of wait input by the WAIT pin.

Bit 0

WAITE	Description	
0	Wait input by \overline{WAIT} pin disabled. \overline{WAIT} pin can be used as I/O port.	(Initial value)
1	Wait input by WAIT pin enabled	

HITACHI

7.2.6 Pin Function Control Register (PFCR)

Bit	7	6	5	4	3	2	1	0
		_	BUZZE	_	AE3	AE2	AE1	AE0
Modes 4 and 5						I		
Initial value	0	0	0	0	1	1	0	1
Modes 6 and 7								
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PFCR is an 8-bit readable/writable register that performs address output control in external expanded mode.

PFCR is initialized to H'0D (modes 4 and 5) or H'00 (modes 6 and 7) by a power-on reset and in hardware standby mode. It retains its previous state in a manual reset and in software standby mode.

Bits 7 and 6—Reserved: Only 0 should be written to these bits.

Bit 5—BUZZ Output Enable (BUZZE): Enables or disables BUZZ output from the PF1 pin. The WDT1 input clock selected with bits PSS and CKS2 to CKS0 is output as the BUZZ signal. For details of BUZZ output, see section 12.2.4, Pin Function Control Register (PFCR).

Bit 5		
BUZZE	Description	
0	Functions as PF1 I/O pin	(Initial value)
1	Functions as BUZZ output pin	

Bit 4—Reserved: Only 0 should be written to this bit.

Bits 3 to 0—Address Output Enable 3 to 0 (AE3—AE0): These bits select enabling or disabling of address outputs A8 to A23 in ROMless expanded mode and modes with ROM. When a pin is enabled for address output, the address is output regardless of the corresponding DDR setting. When a pin is disabled for address output, it becomes an output port when the corresponding DDR bit is set to 1.

148

Bit 3	Bit 2	Bit 1	Bit 0	
AE3	AE2	AE1	AE0	Description
0	0	0	0	A8 to A23 address output disabled (Initial value*1)
			1	A8 address output enabled; A9 to A23 address output disabled
		1	0	A8, A9 address output enabled; A10 to A23 address output disabled
			1	A8 to A10 address output enabled; A11 to A23 address output disabled
	1	0	0	A8 to A11 address output enabled; A12 to A23 address output disabled
			1	A8 to A12 address output enabled; A13 to A23 address output disabled
		1	0	A8 to A13 address output enabled; A14 to A23 address output disabled
			1	A8 to A14 address output enabled; A15 to A23 address output disabled
1 0		0	0	A8 to A15 address output enabled; A16 to A23 address output disabled
			1	A8 to A16 address output enabled; A17 to A23 address output disabled
		1	0	A8 to A17 address output enabled; A18 to A23 address output disabled
			1	A8 to A18 address output enabled; A19 to A23 address output disabled
	1	0	0	A8 to A19 address output enabled; A20 to A23 address output disabled
			1	A8 to A20 address output enabled; A21 to A23 address output disabled (Initial value*2)
		1	0	A8 to A21 address output enabled; A22, A23 address output disabled
			1	A8 to A23 address output enabled

Notes: 1. In expanded mode with ROM, bits AE3 to AE0 are initialized to B'0000. In expanded mode with ROM, address pins A0 to A7 are made address outputs by setting the corresponding DDR bits to 1.

In ROMIess expanded mode, bits AE3 to AE0 are initialized to B'1101.
 In ROMIess expanded mode, address pins A0 to A7 are always made address output.

HITACHI

7.3 Overview of Bus Control

7.3.1 Area Partitioning

In advanced mode, the bus controller partitions the 16 Mbytes address space into eight areas, 0 to 7, in 2-Mbyte units, and performs bus control for external space in area units. In normal mode*, it controls a 64-kbyte address space comprising part of area 0 (not available in the H8S/2237 Series and H8S/2227 Series). Figure 7-2 shows an outline of the memory map.

Chip select signals ($\overline{CS0}$ to $\overline{CS7}$) can be output for each area.




Figure 7-2 Overview of Area Partitioning

HITACHI

7.3.2 Bus Specifications

The external space bus specifications consist of three elements: bus width, number of access states, and number of program wait states.

The bus width and number of access states for on-chip memory and internal I/O registers are fixed, and are not affected by the bus controller.

(1) **Bus Width:** A bus width of 8 or 16 bits can be selected with ABWCR. An area for which an 8-bit bus is selected functions as an 8-bit access space, and an area for which a 16-bit bus is selected functions as a16-bit access space.

If all areas are designated for 8-bit access, 8-bit bus mode is set; if any area is designated for 16-bit access, 16-bit bus mode is set. When the burst ROM interface is designated, 16-bit bus mode is always set.

(2) Number of Access States: Two or three access states can be selected with ASTCR. An area for which 2-state access is selected functions as a 2-state access space, and an area for which 3-state access is selected functions as a 3-state access space.

With the burst ROM interface, the number of access states may be determined without regard to ASTCR.

When 2-state access space is designated, wait insertion is disabled.

(3) Number of Program Wait States: When 3-state access space is designated by ASTCR, the number of program wait states to be inserted automatically is selected with WCRH and WCRL. From 0 to 3 program wait states can be selected.

Table 7-3 shows the bus specifications for each basic bus interface area.

HITACHI

ABWCR	ASTCR	WC	RH, WCRL	Bus Specifications (Basic Bus Interfa			
ABWn	ASTn	Wn1	Wn0	Bus Width	Access States	Program Wait States	
0	0	_	_	16	2	0	
	1	0	0		3	0	
			1			1	
		1	0			2	
			1			3	
1	0	_	_	8	2	0	
	1	0	0		3	0	
			1			1	
		1	0			2	
_			1			3	

Table 7-3 Bus Specifications for Each Area (Basic Bus Interface)

7.3.3 Memory Interfaces

The H8S/2237 Series and H8S/2227 Series memory interfaces comprise a basic bus interface that allows direct connection of ROM, SRAM, and so on, and a burst ROM interface (for area 0 only) that allows direct connection of burst ROM.

An area for which the basic bus interface is designated functions as normal space, and an area for which the burst ROM interface is designated functions as burst ROM space.

152

7.3.4 Interface Specifications for Each Area

The initial state of each area is basic bus interface, 3-state access space. The initial bus width is selected according to the operating mode. The bus specifications described here cover basic items only, and the sections on each memory interface (7.4 and 7.5) should be referred to for further details.

Area 0: Area 0 includes on-chip ROM, and in ROM-disabled expansion mode, all of area 0 is external space. In ROM-enabled expansion mode, the space excluding on-chip ROM is external space.

When area 0 external space is accessed, the $\overline{CS0}$ signal can be output.

Either basic bus interface or burst ROM interface can be selected for area 0.

Areas 1 to 6: In external expansion mode, all of areas 1 to 6 is external space.

When area 1 to 6 external space is accessed, the $\overline{CS1}$ to $\overline{CS6}$ pin signals respectively can be output.

Only the basic bus interface can be used for areas 1 to 6.

Area 7: Area 7 includes the on-chip RAM and internal I/O registers. In external expansion mode, the space excluding the on-chip RAM and internal I/O registers is external space. The on-chip RAM is enabled when the RAME bit in the system control register (SYSCR) is set to 1; when the RAME bit is cleared to 0, the on-chip RAM is disabled and the corresponding space becomes external space.

When area 7 external space is accessed, the $\overline{\text{CS7}}$ signal can be output.

Only the basic bus interface can be used for the area 7.

HITACHI

7.3.5 Chip Select Signals

The H8S/2237 Series and H8S/2227 Series can output chip select signals ($\overline{\text{CS0}}$ to $\overline{\text{CS7}}$) to areas 0 to 7, the signal being driven low when the corresponding external space area is accessed.

Figure 7-3 shows an example of $\overline{\text{CSn}}$ (n = 0 to 7) output timing.

Enabling or disabling of the $\overline{\text{CSn}}$ signal is performed by setting the data direction register (DDR) for the port corresponding to the particular $\overline{\text{CSn}}$ pin.

In ROM-disabled expansion mode, the $\overline{CS0}$ pin is placed in the output state after a power-on reset. Pins $\overline{CS1}$ to $\overline{CS7}$ are placed in the input state after a power-on reset, and so the corresponding DDR should be set to 1 when outputting signals $\overline{CS1}$ to $\overline{CS7}$.

In ROM-enabled expansion mode, pins $\overline{CS0}$ to $\overline{CS7}$ are all placed in the input state after a poweron reset, and so the corresponding DDR should be set to 1 when outputting signals $\overline{CS0}$ to $\overline{CS7}$.

For details, see section 9, I/O Ports.




Figure 7-3 $\overline{\text{CSn}}$ Signal Output Timing (n = 0 to 7)

7.4 Basic Bus Interface

7.4.1 Overview

The basic bus interface enables direct connection of ROM, SRAM, and so on.

The bus specifications can be selected with ABWCR, ASTCR, WCRH, and WCRL (see table 7-3).

7.4.2 Data Size and Data Alignment

Data sizes for the CPU and other internal bus masters are byte, word, and longword. The bus controller has a data alignment function, and when accessing external space, controls whether the upper data bus (D15 to D8) or lower data bus (D7 to D0) is used according to the bus specifications for the area being accessed (8-bit access space or 16-bit access space) and the data size.

8-Bit Access Space: Figure 7-4 illustrates data alignment control for the 8-bit access space. With the 8-bit access space, the upper data bus (D15 to D8) is always used for accesses. The amount of data that can be accessed at one time is one byte: a word transfer instruction is performed as two byte accesses, and a longword transfer instruction, as four byte accesses.

		Upper da _I D15	ta bus Lower D8 ₁ D7	data bus D0 ₁
Byte size				
Word size	1st bus cycle2nd bus cycle			
Longword size	1st bus cycle2nd bus cycle3rd bus cycle4th bus cycle			

Figure 7-4 Access Sizes and Data Alignment Control (8-Bit Access Space)

16-Bit Access Space: Figure 7-5 illustrates data alignment control for the 16-bit access space. With the 16-bit access space, the upper data bus (D15 to D8) and lower data bus (D7 to D0) are used for accesses. The amount of data that can be accessed at one time is one byte or one word, and a longword transfer instruction is executed as two word transfer instructions.

In byte access, whether the upper or lower data bus is used is determined by whether the address is even or odd. The upper data bus is used for an even address, and the lower data bus for an odd address.




Figure 7-5 Access Sizes and Data Alignment Control (16-Bit Access Space)

7.4.3 Valid Strobes

Table 7-4 shows the data buses used and valid strobes for the access spaces.

In a read, the $\overline{\text{RD}}$ signal is valid without discrimination between the upper and lower halves of the data bus.

In a write, the \overline{HWR} signal is valid for the upper half of the data bus, and the \overline{LWR} signal for the lower half.

Area	Access Size	Read/ Write	Address	Valid Strobe	Upper Data Bus (D15 to D8)	Lower data bus (D7 to D0)		
8-bit access space	Byte	Read	_	RD	Valid	Invalid		
		Write	_	HWR	_	Hi-Z		
16-bit access	Byte	Read	Even	RD	Valid	Invalid		
space					Odd		Invalid	Valid
		Write	Even	HWR	Valid	Hi-Z		
			Odd	LWR	Hi-Z	Valid		
	Word	Read	_	RD	Valid	Valid		
		Write		HWR, LWR	Valid	Valid		

 Table 7-4
 Data Buses Used and Valid Strobes

Note: Hi-Z: High impedance.

Invalid: Input state; input value is ignored.

HITACHI

7.4.4 Basic Timing

8-Bit 2-State Access Space: Figure 7-6 shows the bus timing for an 8-bit 2-state access space. When an 8-bit access space is accessed, the upper half (D15 to D8) of the data bus is used.

Wait states cannot be inserted.




Figure 7-6 Bus Timing for 8-Bit 2-State Access Space

158

8-Bit 3-State Access Space: Figure 7-7 shows the bus timing for an 8-bit 3-state access space. When an 8-bit access space is accessed, the upper half (D15 to D8) of the data bus is used.

Wait states can be inserted.






Figure 7-7 Bus Timing for 8-Bit 3-State Access Space

HITACHI

16-Bit 2-State Access Space: Figures 7-8 to 7-10 show bus timings for a 16-bit 2-state access space. When a 16-bit access space is accessed, the upper half (D15 to D8) of the data bus is used for the even address, and the lower half (D7 to D0) for the odd address.

Wait states cannot be inserted.





160




Figure 7-9 Bus Timing for 16-Bit 2-State Access Space (2) (Odd Address Byte Access)

HITACHI




Figure 7-10 Bus Timing for 16-Bit 2-State Access Space (3) (Word Access)

162

16-Bit 3-State Access Space: Figures 7-11 to 7-13 show bus timings for a 16-bit 3-state access space. When a 16-bit access space is accessed, the upper half (D15 to D8) of the data bus is used for the even address, and the lower half (D7 to D0) for the odd address.

Wait states can be inserted.




Figure 7-11 Bus Timing for 16-Bit 3-State Access Space (1) (Even Address Byte Access)

163




Figure 7-12 Bus Timing for 16-Bit 3-State Access Space (2) (Odd Address Byte Access)

164




Figure 7-13 Bus Timing for 16-Bit 3-State Access Space (3) (Word Access)

HITACHI

7.4.5 Wait Control

When accessing external space, the H8S/2237 Series and H8S/2227 Series can extend the bus cycle by inserting one or more wait states (T_w). There are two ways of inserting wait states: program wait insertion and pin wait insertion using the WAIT pin.

Program Wait Insertion

From 0 to 3 wait states can be inserted automatically between the T_2 state and T_3 state on an individual area basis in 3-state access space, according to the settings of WCRH and WCRL.

Pin Wait Insertion

Setting the WAITE bit in BCRH to 1 enables wait insertion by means of the $\overline{\text{WAIT}}$ pin. When external space is accessed in this state, program wait insertion is first carried out according to the settings in WCRH and WCRL. Then, if the $\overline{\text{WAIT}}$ pin is low at the falling edge of \emptyset in the last T_2 or T_w state, a T_w state is inserted. If the $\overline{\text{WAIT}}$ pin is held low, T_w states are inserted until it goes high.

This is useful when inserting four or more T_w states, or when changing the number of T_w states for different external devices.

The WAITE bit setting applies to all areas.

166




Figure 7-14 shows an example of wait state insertion timing.

Figure 7-14 Example of Wait State Insertion Timing

The settings after a power-on reset are: 3-state access, 3 program wait state insertion, and \overline{WAIT} input disabled. When a manual reset is performed, the contents of bus controller registers are retained, and the wait control settings remain the same as before the reset.

HITACHI

7.5 Burst ROM Interface

7.5.1 Overview

With the H8S/2237 Series and H8S/2227 Series, external space area 0 can be designated as burst ROM space, and burst ROM interfacing can be performed. The burst ROM space interface enables 16-bit configuration ROM with burst access capability to be accessed at high speed.

Area 0 can be designated as burst ROM space by means of the BRSTRM bit in BCRH. Consecutive burst accesses of a maximum of 4 words or 8 words can be performed for CPU instruction fetches only. One or two states can be selected for burst access.

7.5.2 Basic Timing

The number of states in the initial cycle (full access) of the burst ROM interface is in accordance with the setting of the AST0 bit in ASTCR. Also, when the AST0 bit is set to 1, wait state insertion is possible. One or two states can be selected for the burst cycle, according to the setting of the BRSTS1 bit in BCRH. Wait states cannot be inserted. When area 0 is designated as burst ROM space, it becomes 16-bit access space regardless of the setting of the ABW0 bit in ABWCR.

When the BRSTS0 bit in BCRH is cleared to 0, burst access of up to 4 words is performed; when the BRSTS0 bit is set to 1, burst access of up to 8 words is performed.

The basic access timing for burst ROM space is shown in figures 7-15 (a) and (b). The timing shown in figure 7-15 (a) is for the case where the AST0 and BRSTS1 bits are both set to 1, and that in figure 7-15 (b) is for the case where both these bits are cleared to 0.

168




Figure 7-15 (a) Example of Burst ROM Access Timing (When AST0 = BRSTS1 = 1)

HITACHI




Figure 7-15 (b) Example of Burst ROM Access Timing (When AST0 = BRSTS1 = 0)

7.5.3 Wait Control

As with the basic bus interface, either program wait insertion or pin wait insertion using the \overline{WAIT} pin can be used in the initial cycle (full access) of the burst ROM interface. See section 7.4.5, Wait Control.

Wait states cannot be inserted in a burst cycle.

170

7.6 Idle Cycle

7.6.1 Operation

When the H8S/2237 Series and H8S/2227 Series accesse external space , it can insert a 1-state idle cycle (T_1) between bus cycles in the following two cases: (1) when read accesses between different areas occur consecutively, and (2) when a write cycle occurs immediately after a read cycle. By inserting an idle cycle it is possible, for example, to avoid data collisions between ROM, with a long output floating time, and high-speed memory, I/O interfaces, and so on.

(1) Consecutive Reads between Different Areas

If consecutive reads between different areas occur while the ICIS1 bit in BCRH is set to 1, an idle cycle is inserted at the start of the second read cycle.

Figure 7-16 shows an example of the operation in this case. In this example, bus cycle A is a read cycle from ROM with a long output floating time, and bus cycle B is a read cycle from SRAM, each being located in a different area. In (a), an idle cycle is not inserted, and a collision occurs in cycle B between the read data from ROM and that from SRAM. In (b), an idle cycle is inserted, and a data collision is prevented.




Figure 7-16 Example of Idle Cycle Operation (1)

HITACHI

(2) Write after Read

If an external write occurs after an external read while the ICIS0 bit in BCRH is set to 1, an idle cycle is inserted at the start of the write cycle.

Figure 7-17 shows an example of the operation in this case. In this example, bus cycle A is a read cycle from ROM with a long output floating time, and bus cycle B is a CPU write cycle. In (a), an idle cycle is not inserted, and a collision occurs in cycle B between the read data from ROM and the CPU write data. In (b), an idle cycle is inserted, and a data collision is prevented.




Figure 7-17 Example of Idle Cycle Operation (2)

172

(3) Relationship between Chip Select (\overline{CS}) Signal and Read (\overline{RD}) Signal

Depending on the system's load conditions, the \overline{RD} signal may lag behind the \overline{CS} signal. An example is shown in figure 7.18.

In this case, with the setting for no idle cycle insertion (a), there may be a period of overlap between the bus cycle A \overline{RD} signal and the bus cycle B \overline{CS} signal.

Setting idle cycle insertion, as in (b), however, will prevent any overlap between the \overline{RD} and \overline{CS} signals.

In the initial state after reset release, idle cycle insertion (b) is set.




Figure 7.18 Relationship between Chip Select (\overline{CS}) and Read (\overline{RD})

HITACHI

7.6.2 Pin States in Idle Cycle

Table 7-5 shows pin states in an idle cycle.

Table 7-5 Pin States in Idle Cycle

Pins	Pin State
A23 to A0	Contents of next bus cycle
D15 to D0	High impedance
CSn	High
ĀS	High
RD	High
HWR	High
LWR	High

7.7 Bus Release

7.7.1 Overview

The H8S/2237 Series and H8S/2227 Series can release the external bus in response to a bus request from an external device. In the external bus released state, the internal bus master continues to operate as long as there is no external access.

7.7.2 Operation

In external expansion mode, the bus can be released to an external device by setting the BRLE bit in BCRL to 1. Driving the $\overline{\text{BREQ}}$ pin low issues an external bus request to the H8S/2237 Series and H8S/2227 Series. When the $\overline{\text{BREQ}}$ pin is sampled, at the prescribed timing the $\overline{\text{BACK}}$ pin is driven low, and the address bus, data bus, and bus control signals are placed in the high-impedance state, establishing the external bus-released state.

In the external bus released state, an internal bus master can perform accesses using the internal bus. When an internal bus master wants to make an external access, it temporarily defers activation of the bus cycle, and waits for the bus request from the external bus master to be dropped.

When the \overline{BREQ} pin is driven high, the \overline{BACK} pin is driven high at the prescribed timing and the external bus released state is terminated.

In the event of simultaneous external bus release request and external access request generation, the order of priority is as follows:

(High) External bus release > Internal bus master external access (Low)

HITACHI

7.7.3 Pin States in External Bus Released State

Table 7-6 shows pin states in the external bus released state.

 Table 7-6
 Pin States in Bus Released State

High impedance
High impedance

7.7.4 Transition Timing

Figure 7-19 shows the timing for transition to the bus-released state.




Figure 7-19 Bus-Released State Transition Timing

HITACHI

7.7.5 Usage Note

When MSTPCR is set to H'FFFFFF and a transition is made to sleep mode, the external bus release function halts. Therefore, MSTPCR should not be set to H'FFFFFF if the external bus release function is to be used in sleep mode.

7.8 Bus Arbitration

7.8.1 Overview

The H8S/2237 Series and H8S/2227 Series have a bus arbiter that arbitrates bus master operations.

There are two bus masters, the CPU and DTC, which perform read/write operations when they have possession of the bus. Each bus master requests the bus by means of a bus request signal. The bus arbiter determines priorities at the prescribed timing, and permits use of the bus by means of a bus request acknowledge signal. The selected bus master then takes possession of the bus and begins its operation.

7.8.2 Operation

The bus arbiter detects the bus masters' bus request signals, and if the bus is requested, sends a bus request acknowledge signal to the bus master making the request. If there are bus requests from more than one bus master, the bus request acknowledge signal is sent to the one with the highest priority. When a bus master receives the bus request acknowledge signal, it takes possession of the bus until that signal is canceled.

The order of priority of the bus masters is as follows:

(High) DTC > CPU (Low)

An internal bus access by an internal bus master, and external bus release, can be executed in parallel.

In the event of simultaneous external bus release request, and internal bus master external access request generation, the order of priority is as follows:

(High) External bus release > Internal bus master external access (Low)

178

7.8.3 Bus Transfer Timing

Even if a bus request is received from a bus master with a higher priority than that of the bus master that has acquired the bus and is currently operating, the bus is not necessarily transferred immediately. There are specific times at which each bus master can relinquish the bus.

CPU: The CPU is the lowest-priority bus master, and if a bus request is received from the DTC, the bus arbiter transfers the bus to the bus master that issued the request. The timing for transfer of the bus is as follows:

- The bus is transferred at a break between bus cycles. However, if a bus cycle is executed in discrete operations, as in the case of a longword-size access, the bus is not transferred between the operations. See Appendix A-5, Bus States During Instruction Execution, for timings at which the bus is not transferred.
- If the CPU is in sleep mode, it transfers the bus immediately.

DTC: The DTC sends the bus arbiter a request for the bus when an activation request is generated.

The DTC can release the bus after a vector read, a register information read (3 states), a single data transfer, or a register information write (3 states). It does not release the bus during a register information read (3 states), a single data transfer, or a register information write (3 states).

7.8.4 External Bus Release Usage Note

External bus release can be performed on completion of an external bus cycle. The \overline{CS} signal remains low until the end of the external bus cycle. Therefore, when external bus release is performed, the \overline{CS} signal may change from the low level to the high-impedance state.

7.9 Resets and the Bus Controller

In a power-on reset, the H8S/2237 Series and H8S/2227 Series, including the bus controller, enter the reset state at that point, and an executing bus cycle is discontinued.

In a manual reset, the bus controller's registers and internal state are maintained, and an executing external bus cycle is completed. In this case, \overline{WAIT} input is ignored and write data is not guaranteed.

HITACHI

HITACHI

Section 8 Data Transfer Controller (DTC)

8.1 Overview

The H8S/2237 Series and H8S/2227 Series include a data transfer controller (DTC). The DTC can be activated by an interrupt or software, to transfer data.

8.1.1 Features

The features of the DTC are:

- Transfer possible over any number of channels
 - Transfer information is stored in memory
 - One activation source can trigger a number of data transfers (chain transfer)
- Wide range of transfer modes
 - Normal, repeat, and block transfer modes available
 - Incrementing, decrementing, and fixing of source and destination addresses can be selected
- Direct specification of 16-Mbyte address space possible
 24-bit transfer source and destination addresses can be specified
- Transfer can be set in byte or word units
- A CPU interrupt can be requested for the interrupt that activated the DTC
 - An interrupt request can be issued to the CPU after one data transfer ends
 - An interrupt request can be issued to the CPU after the specified data transfers have completely ended
- Activation by software is possible
- Module stop mode can be set
 - The initial setting enables DTC registers to be accessed. DTC operation is halted by setting module stop mode.

HITACHI

8.1.2 Block Diagram

Figure 8-1 shows a block diagram of the DTC.

The DTC's register information is stored in the on-chip RAM*. A 32-bit bus connects the DTC to the on-chip RAM (1 kbyte), enabling 32-bit/1-state reading and writing of the DTC register information.

Note: * When the DTC is used, the RAME bit in SYSCR must be set to 1.




Figure 8-1 Block Diagram of DTC

182

8.1.3 Register Configuration

Table 8-1 summarizes the DTC registers.

Table 8-1 DTC Registers

Name	Abbreviation	R/W	Initial Value	Address*1
DTC mode register A	MRA	<u>*</u> *2	Undefined	* ³
DTC mode register B	MRB	<u>*</u> *2	Undefined	<u>*</u> *3
DTC source address register	SAR	* ²	Undefined	<u>*</u> *3
DTC destination address register	DAR	* ²	Undefined	<u>*</u> *3
DTC transfer count register A	CRA	* ²	Undefined	<u>*</u> *3
DTC transfer count register B	CRB	<u>*</u> *2	Undefined	<u>*</u> *3
DTC enable registers	DTCER	R/W	H'00	H'FF16 to H'FE1B, H'FE1E
DTC vector register	DTVECR	R/W	H'00	H'FE1F
Module stop control register A	MSTPCRA	R/W	H'3F	H'FDE8

Notes: 1. Lower 16 bits of the address.

2. Registers within the DTC cannot be read or written to directly.

3. Register information is located in on-chip RAM addresses H'EBC0 to H'EFBF. It cannot be located in external memory space. When the DTC is used, do not clear the RAME bit in SYSCR to 0.

HITACHI

8.2 **Register Descriptions**

8.2.1 DTC Mode Register A (MRA)

Bit	:	7	6	5	4	3	2	1	0
		SM1	SM0	DM1	DM0	MD1	MD0	DTS	Sz
Initial va	alue :	Unde- fined							
R/W	:	_	_	_	_	_	_	_	_

MRA is an 8-bit register that controls the DTC operating mode.

Bits 7 and 6—Source Address Mode 1 and 0 (SM1, SM0): These bits specify whether SAR is to be incremented, decremented, or left fixed after a data transfer.

Bit 7	Bit 6		
SM1	SM0	Description	
0	_	SAR is fixed	
1	0	SAR is incremented after a transfer (by +1 when Sz = 0; by +2 when Sz = 1)	
	1	SAR is decremented after a transfer (by -1 when Sz = 0; by -2 when Sz = 1)	

Bits 5 and 4—Destination Address Mode 1 and 0 (DM1, DM0): These bits specify whether DAR is to be incremented, decremented, or left fixed after a data transfer.

Bit 5	Bit 4	
DM1	DM0	Description
0	_	DAR is fixed
1	0	DAR is incremented after a transfer (by +1 when Sz = 0; by +2 when Sz = 1)
	1	DAR is decremented after a transfer (by -1 when Sz = 0; by -2 when Sz = 1)

184

Bit 3	Bit 2	
MD1	MD0	Description
0	0	Normal mode
	1	Repeat mode
1	0	Block transfer mode
	1	_

Bits 3 and 2—DTC Mode (MD1, MD0): These bits specify the DTC transfer mode.

Bit 1—DTC Transfer Mode Select (DTS): Specifies whether the source side or the destination side is set to be a repeat area or block area, in repeat mode or block transfer mode.

Bit 1	
DTS	Description
0	Destination side is repeat area or block area
1	Source side is repeat area or block area

Bit 0—DTC Data Transfer Size (Sz): Specifies the size of data to be transferred.

Bit 0

Sz	Description
0	Byte-size transfer
1	Word-size transfer

8.2.2 DTC Mode Register B (MRB)

Bit	:	7	6	5	4	3	2	1	0
		CHNE	DISEL	—	—	—	—	_	—
Initial va	alue:	Unde-							
		fined							
R/W	:	—	—	—	—	—	—	—	—

MRB is an 8-bit register that controls the DTC operating mode.

Bit 7—DTC Chain Transfer Enable (CHNE): Specifies chain transfer. With chain transfer, a number of data transfers can be performed consecutively in response to a single transfer request.

In data transfer with CHNE set to 1, determination of the end of the specified number of transfers, clearing of the interrupt source flag, and clearing of DTCER is not performed.

Bit 7

CHNE	Description
0	End of DTC data transfer (activation waiting state is entered)
1	DTC chain transfer (new register information is read, then data is transferred)

Bit 6—DTC Interrupt Select (DISEL): Specifies whether interrupt requests to the CPU are disabled or enabled after a data transfer.

Bit 6	
DISEL	Description
0	After a data transfer ends, the CPU interrupt is disabled unless the transfer counter is 0 (the DTC clears the interrupt source flag of the activating interrupt to 0)
1	After a data transfer ends, the CPU interrupt is enabled (the DTC does not clear the interrupt source flag of the activating interrupt to 0)

Bits 5 to 0—Reserved: These bits have no effect on DTC operation in the H8S/2237 Series and H8S/2227 Series, and should always be written with 0.

186

8.2.3 DTC Source Address Register (SAR)

Bit	:	23	22	21	20	19	 4	3	2	1	0
Initial valu	e:	Unde-	Unde-	Unde-	Unde-	Unde-	 Unde-	Unde-	Unde-	Unde-	Unde-
		fined	fined	fined	fined	fined	fined	fined	fined	fined	fined
R/W	:	—	—	—	—	—	 —	—	—	—	—

SAR is a 24-bit register that designates the source address of data to be transferred by the DTC. For word-size transfer, specify an even source address.

8.2.4 DTC Destination Address Register (DAR)

Bit	:	23	22	21	20	19	 4	3	2	1	0
Initial value	:	Unde-	Unde-	Unde-	Unde-	Unde-	 Unde-	Unde-	Unde-	Unde-	Unde-
		fined	fined	fined	fined	fined	fined	fined	fined	fined	fined
R/W	:	—	_	—	_	—	 —	—	_	—	—

DAR is a 24-bit register that designates the destination address of data to be transferred by the DTC. For word-size transfer, specify an even destination address.

8.2.5 DTC Transfer Count Register A (CRA)

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial va	lue:	Unde-															
		fined															
R/W	:	—	_	_	—	—	—		—	_			—	—	_	—	—
		-			CR	AH				-			CR	AL -			-

CRA is a 16-bit register that designates the number of times data is to be transferred by the DTC.

In normal mode, the entire CRA functions as a 16-bit transfer counter (1 to 65536). It is decremented by 1 every time data is transferred, and transfer ends when the count reaches H'0000.

In repeat mode or block transfer mode, the CRA is divided into two parts: the upper 8 bits (CRAH) and the lower 8 bits (CRAL). CRAH holds the number of transfers while CRAL functions as an 8-bit transfer counter (1 to 256). CRAL is decremented by 1 every time data is transferred, and the contents of CRAH are sent when the count reaches H'00. This operation is repeated.

HITACHI

8.2.6 DTC Transfer Count Register B (CRB)

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial va	lue:	Unde-															
		fined															
R/W	:	_	—	—	—	_	—	—	_	_	—	_	_	—	—	—	—

CRB is a 16-bit register that designates the number of times data is to be transferred by the DTC in block transfer mode. It functions as a 16-bit transfer counter (1 to 65536) that is decremented by 1 every time data is transferred, and transfer ends when the count reaches H'0000.

8.2.7 DTC Enable Registers (DTCER)

Bit	:	7	6	5	4	3	2	1	0
		DTCE7	DTCE6	DTCE5	DTCE4	DTCE3	DTCE2	DTCE1	DTCE0
Initial va	alue:	0	0	0	0	0	0	0	0
R/W	:	R/W							

The DTC enable registers comprise seven 8-bit readable/writable registers, DTCERA to DTCERF and DTCERI, with bits corresponding to the interrupt sources that can control enabling and disabling of DTC activation. These bits enable or disable DTC service for the corresponding interrupt sources.

The DTC enable registers are initialized to H'00 by a reset and in hardware standby mode.

Bit n—DTC Activation	n Enable (DTCEn)
----------------------	------------------

Bit n		
DTCEn	Description	
0	DTC activation by this interrupt is disabled (Initia	l value)
	[Clearing conditions]	
	When the DISEL bit is 1 and the data transfer has ended	
	When the specified number of transfers have ended	
1	DTC activation by this interrupt is enabled	
	[Holding condition]	
	When the DISEL bit is 0 and the specified number of transfers have not ended	
	(n =	= 7 to 0

A DTCE bit can be set for each interrupt source that can activate the DTC. The correspondence between interrupt sources and DTCE bits is shown in table 8-4, together with the vector number generated for each interrupt controller.

188

For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR for reading and writing. If all interrupts are masked, multiple activation sources can be set at one time by writing data after executing a dummy read on the relevant register.

8.2.8 DTC Vector Register (DTVECR)

Bit	Bit :		6	5	4	3	2	1	0
		SWDTE	DTVEC6	DTVEC5	DTVEC4	DTVEC3	DTVEC2	DTVEC1	DTVEC0
Initial v	alue:	0	0	0	0	0	0	0	0
R/W	:	R/(W)*1	R/W*2						

Notes: 1. Only 1 can be written to the SWDTE bit.

2. Bits DTVEC6 to DTVEC0 can be written to when SWDTE = 0.

DTVECR is an 8-bit readable/writable register that enables or disables DTC activation by software, and sets a vector number for the software activation interrupt.

DTVECR is initialized to H'00 by a reset and in hardware standby mode.

Bit 7—DTC Software Activation Enable (SWDTE): Enables or disables DTC activation by software.

Bit 7

SWDTE	Description						
0	DTC software activation is disabled	(Initial value)					
	[Clearing condition]						
	• When the DISEL bit is 0 and the specified number of transfer	s have not ended					
	 When 0 is written to the DISEL bit after a software-activated data transfer end interrupt (SWDTEND) request has been sent to the CPU 						
1	DTC software activation is enabled						
	[Holding conditions]						
	When the DISEL bit is 1 and data transfer has ended						
	When the specified number of transfers have ended						
	During data transfer due to software activation						

Bits 6 to 0—DTC Software Activation Vectors 6 to 0 (DTVEC6 to DTVEC0): These bits specify a vector number for DTC software activation.

The vector address is expressed as H'0400 + ((vector number) << 1). <<1 indicates a one-bit left-shift. For example, when DTVEC6 to DTVEC0 = H'10, the vector address is H'0420.

HITACHI

8.2.9 Module Stop Control Register A (MSTPCRA)

Bit	7	6	5	4	3	2	1	0
	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA0
Initial value	0	0	1	1	1	1	1	1
Read/Write	R/W							

MSTPCRA is a 8-bit readable/writable register that performs module stop mode control.

When the MSTPA6 bit in MSTPCRA is set to 1, the DTC operation stops at the end of the bus cycle and a transition is made to module stop mode. However, 1 cannot be written in the MSTPA6 bit while the DTC is operating. For details, see section 20.5, Module Stop Mode.

MSTPCRA is initialized to H'3F by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 6—Module Stop (MSTPA6): Specifies the DTC module stop mode.

Bit 6		
MSTPA6	 Description	
0	DTC module stop mode cleared	(Initial value)
1	DTC module stop mode set	

8.3 Operation

8.3.1 Overview

When activated, the DTC reads register information that is already stored in memory and transfers data on the basis of that register information. After the data transfer, it writes updated register information back to memory. Pre-storage of register information in memory makes it possible to transfer data over any required number of channels. Setting the CHNE bit to 1 makes it possible to perform a number of transfers with a single activation.

Figure 8-2 shows a flowchart of DTC operation.




Figure 8-2 Flowchart of DTC Operation

HITACHI

The DTC transfer mode can be normal mode, repeat mode, or block transfer mode.

The 24-bit SAR designates the DTC transfer source address and the 24-bit DAR designates the transfer destination address. After each transfer, SAR and DAR are independently incremented, decremented, or left fixed.

Table 8-2 outlines the functions of the DTC.

Table 8-2DTC Functions

		Addres	s Registers
Transfer Mode	Activation Source	Transfer Source	Transfer Destination
 Normal mode One transfer request transfers one byte or one word Memory addresses are incremented or decremented by 1 or 2 Up to 65,536 transfers possible Repeat mode One transfer request transfers one byte or one word Memory addresses are incremented or decremented by 1 or 2 Memory addresses are incremented or decremented by 1 or 2 Memory addresses are incremented or decremented by 1 or 2 After the specified number of transfers (1 to 256), the initial state resumes and operation continues Block transfer mode One transfer request transfers a block of the specified size Block size is from 1 to 256 bytes or words Up to 65,536 transfers possible A block area can be designated at either the source or destination 	 IRQ TPU TGI 8-bit timer CMI SCI TXI or RXI A/D converter ADI Software 	24 bits	24 bits

8.3.2 Activation Sources

The DTC operates when activated by an interrupt or by a write to DTVECR by software. An interrupt request can be directed to the CPU or DTC, as designated by the corresponding DTCER bit. An interrupt becomes a DTC activation source when the corresponding bit is set to 1, and a CPU interrupt source when the bit is cleared to 0.

At the end of a data transfer (or the last consecutive transfer in the case of chain transfer), the activation source or corresponding DTCER bit is cleared. Table 8-3 shows activation source and DTCER clearance. The activation source flag, in the case of RXI0, for example, is the RDRF flag of SCI0.

Activation Source	When the DISEL Bit Is 0 and the Specified Number of Transfers Have Not Ended	When the DISEL Bit Is 1, or when the Specified Number of Transfers Have Ended
Software activation	The SWDTE bit is cleared to 0	The SWDTE bit remains set to 1
		An interrupt is issued to the CPU
Interrupt activation	The corresponding DTCER bit remains set to 1	The corresponding DTCER bit is cleared to 0
	The activation source flag is cleared to 0	The activation source flag remains set to 1 A request is issued to the CPU for the activation source interrupt

 Table 8-3
 Activation Source and DTCER Clearance

Figure 8-3 shows a block diagram of activation source control. For details see section 5, Interrupt Controller.




Figure 8-3 Block Diagram of DTC Activation Source Control

HITACHI

When an interrupt has been designated a DTC activation source, existing CPU mask level and interrupt controller priorities have no effect. If there is more than one activation source at the same time, the DTC operates in accordance with the default priorities.

8.3.3 DTC Vector Table

Figure 8-4 shows the correspondence between DTC vector addresses and register information.

Table 8-4 shows the correspondence between activation and vector addresses. When the DTC is activated by software, the vector address is obtained from: H'0400 + (DTVECR[6:0] << 1) (where << 1 indicates a 1-bit left shift). For example, if DTVECR is H'10, the vector address is H'0420.

The DTC reads the start address of the register information from the vector address set for each activation source, and then reads the register information from that start address. The register information can be placed at predetermined addresses in the on-chip RAM. The start address of the register information should be an integral multiple of four.

The configuration of the vector address is the same in both normal* and advanced modes, a 2-byte unit being used in both cases. These two bytes specify the lower bits of the address in the on-chip RAM.

Note: * Not available in the H8S/2237 Series and H8S/2227 Series.

194

Interrupt Source	Origin of Interrupt Source	Vector Number	Vector Address	DTCE*	Priority
Write to DTVECR	Software	DTVECR	H'0400+ (DTVECR [6:0] <<1)	_	High
IRQ0	External pin	16	H'0420	DTCEA7	_
IRQ1		17	H'0422	DTCEA6	_
IRQ2		18	H'0424	DTCEA5	_
IRQ3		19	H'0426	DTCEA4	_
IRQ4		20	H'0428	DTCEA3	
IRQ5		21	H'042A	DTCEA2	
IRQ6		22	H'042C	DTCEA1	_
IRQ7		23	H'042E	DTCEA0	_
ADI (A/D conversion end)	A/D	28	H'0438	DTCEB6	
TGI0A (GR0A compare match/ input capture)	TPU channel 0	32	H'0440	DTCEB5	
TGI0B (GR0B compare match/ input capture)		33	H'0442	DTCEB4	
TGI0C (GR0C compare match/ input capture)		34	H'0444	DTCEB3	
TGI0D (GR0D compare match/ input capture)		35	H'0446	DTCEB2	
TGI1A (GR1A compare match/ input capture)	TPU channel 1	40	H'0450	DTCEB1	
TGI1B (GR1B compare match/ input capture)		41	H'0452	DTCEB0	_
TGI2A (GR2A compare match/ input capture)	TPU channel 2	44	H'0458	DTCEC7	_
TGI2B (GR2B compare match/ input capture)		45	H'045A	DTCEC6	Low

Table 8-4 Interrupt Sources, DTC Vector Addresses, and Corresponding DTCEs

Note: * DTCE bits with no corresponding interrupt are reserved, and should be written with 0.

HITACHI

Interrupt Source	Origin of Interrupt Source	Vector Number	Vector Address	DTCE	Priority
TGI3A (GR3A compare match/ input capture)	TPU channel 3	48	H'0460	DTCEC5	High
TGI3B (GR3B compare match/ input capture)		49	H'0462	DTCEC4	
TGI3C (GR3C compare match/ input capture)		50	H'0464	DTCEC3	_
TGI3D (GR3D compare match/ input capture)		51	H'0466	DTCEC2	_
TGI4A (GR4A compare match/ input capture)	TPU channel 4	56	H'0470	DTCEC1	_
TGI4B (GR4B compare match/ input capture)		57	H'0472	DTCEC0	_
TGI5A (GR5A compare match/ input capture)	TPU channel 5	60	H'0478	DTCED5	_
TGI5B (GR5B compare match/ input capture)		61	H'047A	DTCED4	
CMIA0	8-bit timer channel 0	64	H'0480	DTCED3	
CMIB0		65	H'0482	DTCED2	
CMIA1	8-bit timer	68	H'0488	DTCED1	
CMIB1	channel 1	69	H'048A	DTCED0	_
RXI0 (reception complete 0)	SCI	81	H'04A2	DTCEE3	_
TXI0 (transmit data empty 0)	channel 0	82	H'04A4	DTCEE2	_
RXI1 (reception complete 1)	SCI	85	H'04AA	DTCEE1	_
TXI1 (transmit data empty 1)	channel 1	86	H'04AC	DTCEE0	_
RXI2 (reception complete 2)	SCI	89	H'04B2	DTCEF7	_
TXI2 (transmit data empty 2)	channel 2	90	H'04B4	DTCEF6	_
RXI3 (reception complete 3)	SCI	121	H'04F2	DTCEI7	_
TXI3 (transmit data empty 3)	channel 3	122	H'04F4	DTCEI6	Low

 Table 8-4
 Interrupt Sources, DTC Vector Addresses, and Corresponding DTCEs (cont)

196




Figure 8-4 Correspondence between DTC Vector Address and Register Information

8.3.4 Location of Register Information in Address Space

Figure 8-5 shows how the register information should be located in the address space.

Locate the MRA, SAR, MRB, DAR, CRA, and CRB registers, in that order, from the start address of the register information (contents of the vector address). In the case of chain transfer, register information should be located in consecutive areas.

Locate the register information in the on-chip RAM (addresses: H'FFEBC0 to H'FFEFBF).




Figure 8-5 Location of Register Information in Address Space

HITACHI

8.3.5 Normal Mode

In normal mode, one operation transfers one byte or one word of data.

From 1 to 65,536 transfers can be specified. Once the specified number of transfers have ended, a CPU interrupt can be requested.

Table 8-5 lists the register information in normal mode and figure 8-6 shows memory mapping in normal mode.

Table 8-5 Register Information in Normal Mode

Name	Abbreviation	Function
DTC source address register	SAR	Designates source address
DTC destination address register	DAR	Designates destination address
DTC transfer count register A	CRA	Designates transfer count
DTC transfer count register B	CRB	Not used




Figure 8-6 Memory Mapping in Normal Mode

198

8.3.6 Repeat Mode

DTC transfer count register AL

DTC transfer count register B

In repeat mode, one operation transfers one byte or one word of data.

From 1 to 256 transfers can be specified. Once the specified number of transfers have ended, the initial state of the transfer counter and the address register specified as the repeat area is restored, and transfer is repeated. In repeat mode the transfer counter value does not reach H'00, and therefore CPU interrupts cannot be requested when DISEL = 0.

Table 8-6 lists the register information in repeat mode and figure 8-7 shows memory mapping in repeat mode.

Designates transfer count

Not used

	1	
Name	Abbreviation	Function
DTC source address register	SAR	Designates source address
DTC destination address register	DAR	Designates destination address
DTC transfer count register AH	CRAH	Holds number of transfers

CRAL

CRB

 Table 8-6
 Register Information in Repeat Mode




Figure 8-7 Memory Mapping in Repeat Mode

HITACHI

8.3.7 Block Transfer Mode

In block transfer mode, one operation transfers one block of data. Either the transfer source or the transfer destination is designated as a block area.

The block size is 1 to 256. When the transfer of one block ends, the initial state of the block size counter and the address register specified as the block area is restored. The other address register is then incremented, decremented, or left fixed.

From 1 to 65,536 transfers can be specified. Once the specified number of transfers have ended, a CPU interrupt is requested.

Table 8-7 lists the register information in block transfer mode and figure 8-8 shows memory mapping in block transfer mode.

Name	Abbreviation	Function
DTC source address register	SAR	Designates source address
DTC destination address register	DAR	Designates destination address
DTC transfer count register AH	CRAH	Holds block size
DTC transfer count register AL	CRAL	Designates block size count
DTC transfer count register B	CRB	Transfer count

 Table 8-7
 Register Information in Block Transfer Mode




Figure 8-8 Memory Mapping in Block Transfer Mode

HITACHI

8.3.8 Chain Transfer

Setting the CHNE bit to 1 enables a number of data transfers to be performed consectutively in response to a single transfer request. SAR, DAR, CRA, CRB, MRA, and MRB, which define data transfers, can be set independently.

Figure 8-9 shows the memory map for chain transfer.




Figure 8-9 Chain Transfer Memory Map

In the case of transfer with CHNE set to 1, an interrupt request to the CPU is not generated at the end of the specified number of transfers or by setting of the DISEL bit to 1, and the interrupt source flag for the activation source is not affected.

202

8.3.9 Operation Timing

Figures 8-10 to 8-12 show an example of DTC operation timing.

Ø	
DTC activation request	
DTC request	
Address	Vector read Transfer Transfer information read Transfer Transfer Transfer Transfer

Figure 8-10 DTC Operation Timing (Example in Normal Mode or Repeat Mode)




Figure 8-11 DTC Operation Timing (Example of Block Transfer Mode, with Block Size of 2)

Ø	
DTC activ request	ation
DTC request	
	Data transfer Data transfer
	Vector read $\underline{} \underline{} $
Address	C C C C C C C C C C C C C C C C C C C
	Transfer Transfer Transfer Transfer
	information information information information read write read write
	read write read write



8.3.10 Number of DTC Execution States

Table 8-8 lists execution statuses for a single DTC data transfer, and table 8-9 shows the number of states required for each execution status.

Mode	Vector Read	Register Information Read/Write J	Data Read K	Data Write L	Internal Operations M
Normal	1	6	1	1	3
Repeat	1	6	1	1	3
Block transfer	1	6	Ν	Ν	3

N: Block size (initial setting of CRAH and CRAL)

Object to be Accessed		On- Chip RAM	On- Chip ROM	Chip On-Chip I/O			External Devices			
Bus	width		32	16	8	16	8		16	
Acce	ess states		1	1	2	2	2	3	2	3
	Vector read	Sı	_	1	_		4	6+2m	2	3+m
status	Register information read/write	SJ	1	_	—	_	_	—		_
tion	Byte data read	$\mathbf{S}_{\mathbf{k}}$	1	1	2	2	2	3+m	2	3+m
Execution	Word data read	$\mathbf{S}_{\mathbf{K}}$	1	1	4	2	4	6+2m	2	3+m
щ	Byte data write	$S_{\scriptscriptstyle L}$	1	1	2	2	2	3+m	2	3+m
	Word data write	S	1	1	4	2	4	6+2m	2	3+m
	Internal operation	S_{M}	1							

Table 8-9 Number of States Required for Each Execution Status

The number of execution states is calculated from the formula below. Note that Σ means the sum of all transfers activated by one activation event (the number in which the CHNE bit is set to 1, plus 1).

Number of execution states = $I \cdot S_I + \Sigma (J \cdot S_J + K \cdot S_K + L \cdot S_L) + M \cdot S_M$

For example, when the DTC vector address table is located in on-chip ROM, normal mode is set, and data is transferred from the on-chip ROM to an internal I/O register, the time required for the DTC operation is 13 states. The time from activation to the end of the data write is 10 states.

HITACHI

8.3.11 Procedures for Using DTC

Activation by Interrupt: The procedure for using the DTC with interrupt activation is as follows:

- [1] Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in the on-chip RAM.
- [2] Set the start address of the register information in the DTC vector address.
- [3] Set the corresponding bit in DTCER to 1.
- [4] Set the enable bits for the interrupt sources to be used as the activation sources to 1. The DTC is activated when an interrupt used as an activation source is generated.
- [5] After the end of one data transfer, or after the specified number of data transfers have ended, the DTCE bit is cleared to 0 and a CPU interrupt is requested. If the DTC is to continue transferring data, set the DTCE bit to 1.

Activation by Software: The procedure for using the DTC with software activation is as follows:

- [1] Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in the on-chip RAM.
- [2] Set the start address of the register information in the DTC vector address.
- [3] Check that the SWDTE bit is 0.
- [4] Write 1 to SWDTE bit and the vector number to DTVECR.
- [5] Check the vector number written to DTVECR.
- [6] After the end of one data transfer, if the DISEL bit is 0 and a CPU interrupt is not requested, the SWDTE bit is cleared to 0. If the DTC is to continue transferring data, set the SWDTE bit to 1. When the DISEL bit is 1, or after the specified number of data transfers have ended, the SWDTE bit is held at 1 and a CPU interrupt is requested.

8.3.12 Examples of Use of the DTC

(1) Normal Mode

An example is shown in which the DTC is used to receive 128 bytes of data via the SCI.

- [1] Set MRA to fixed source address (SM1 = SM0 = 0), incrementing destination address (DM1 = 1, DM0 = 0), normal mode (MD1 = MD0 = 0), and byte size (Sz = 0). The DTS bit can have any value. Set MRB for one data transfer by one interrupt (CHNE = 0, DISEL = 0). Set the SCI RDR address in SAR, the start address of the RAM area where the data will be received in DAR, and 128 (H'0080) in CRA. CRB can be set to any value.
- [2] Set the start address of the register information at the DTC vector address.
- [3] Set the corresponding bit in DTCER to 1.
- [4] Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the reception complete (RXI) interrupt. Since the generation of a receive error during the SCI reception operation will disable subsequent reception, the CPU should be enabled to accept receive error interrupts.
- [5] Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is set to 1, an RXI interrupt is generated, and the DTC is activated. The receive data is transferred from RDR to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF flag is automatically cleared to 0.
- [6] When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is held at 1, the DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. The interrupt handling routine should perform wrap-up processing.

HITACHI

(2) Software Activation

An example is shown in which the DTC is used to transfer a block of 128 bytes of data by means of software activation. The transfer source address is H'1000 and the destination address is H'2000. The vector number is H'60, so the vector address is H'04C0.

- [1] Set MRA to incrementing source address (SM1 = 1, SM0 = 0), incrementing destination address (DM1 = 1, DM0 = 0), block transfer mode (MD1 = 1, MD0 = 0), and byte size (Sz = 0). The DTS bit can have any value. Set MRB for one block transfer by one interrupt (CHNE = 0). Set the transfer source address (H'1000) in SAR, the destination address (H'2000) in DAR, and 128 (H'8080) in CRA. Set 1 (H'0001) in CRB.
- [2] Set the start address of the register information at the DTC vector address (H'04C0).
- [3] Check that the SWDTE bit in DTVECR is 0. Check that there is currently no transfer activated by software.
- [4] Write 1 to the SWDTE bit and the vector number (H'60) to DTVECR. The write data is H'E0.
- [5] Read DTVECR again and check that it is set to the vector number (H'60). If it is not, this indicates that the write failed. This is presumably because an interrupt occurred between steps 3 and 4 and led to a different software activation. To activate this transfer, go back to step 3.
- [6] If the write was successful, the DTC is activated and a block of 128 bytes of data is transferred.
- [7] After the transfer, an SWDTEND interrupt occurs. The interrupt handling routine should clear the SWDTE bit to 0 and perform other wrap-up processing.

208

8.4 Interrupts

An interrupt request is issued to the CPU when the DTC finishes the specified number of data transfers, or a data transfer for which the DISEL bit was set to 1. In the case of interrupt activation, the interrupt set as the activation source is generated. These interrupts to the CPU are subject to CPU mask level and interrupt controller priority level control.

In the case of activation by software, a software activated data transfer end interrupt (SWDTEND) is generated.

When the DISEL bit is 1 and one data transfer has ended, or the specified number of transfers have ended, after data transfer ends, the SWDTE bit is held at 1 and an SWDTEND interrupt is generated. The interrupt handling routine should clear the SWDTE bit to 0.

When the DTC is activated by software, an SWDTEND interrupt is not generated during a data transfer wait or during data transfer even if the SWDTE bit is set to 1.

8.5 Usage Notes

Module Stop: When the MSTPA6 bit in MSTPCRA is set to 1, the DTC clock stops, and the DTC enters the module stop state. However, 1 cannot be written in the MSTPA6 bit while the DTC is operating.

On-Chip RAM: The MRA, MRB, SAR, DAR, CRA, and CRB registers are all located in on-chip RAM. When the DTC is used, the RAME bit in SYSCR must not be cleared to 0.

DTCE Bit Setting: For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR. If all interrupts are masked, multiple activation sources can be set at one time by writing data after executing a dummy read on the relevant register.

HITACHI

210

Section 9 I/O Ports

9.1 Overview

The H8S/2237 Series and H8S/2227 Series have ten I/O ports (ports 1, 3, 7, and A to G), and two input-only ports (ports 4 and 9).

Table 9-1 summarizes the port functions. The pins of each port also have other functions.

Each port includes a data direction register (DDR) that controls input/output (not provided for the input-only ports), a data register (DR) that stores output data, and a port register (PORT) used to read the pin states.

Ports A to E have a built-in MOS input pull-up function, and in addition to DR and DDR, have a MOS input pull-up control register (PCR) to control the on/off status of the MOS input pull-ups.

Ports 3 and A include an open-drain control register (ODR) that controls the on/off status of the output buffer PMOS.

All the ports can drive a single TTL load and 30 pF capacitive load.

The IRQ pins are Schmitt-triggered inputs.

Block diagrams of each port are give in Appendix C, I/O Port Block Diagrams.

HITACHI

Port	Description	Pins	Mode 4	Mode 5	Mode 6	Mode 7
Port 1	8-bit I/O port Schmitt-triggered input (IRQ0, IRQ1)	P17/TIOCB2/TCLKD P16/TIOCA2/IRQ1 P15/TIOCB1/TCLKC P14/TIOCA1/IRQ0 P13/TIOCD0/TCLKB/A23 P12/TIOCC0/TCLKA/A22 P11/TIOCB0/A21 P10/TIOCA0/A20	8-bit I/O port als (TCLKA, TCLKE TIOCB0, TIOCO TIOCA2, TIOCE IRQ1), and add	8-bit I/O port also functioning as TPU I/O pins (TCLKA, TCLKB, TCLKC, TCLKD, TIOCA0, TIOCB0, TIOCC0, TIOCD0, TIOCC1, TIOCB1, TIOCA2, TIOCB2) and interrupt input pins (IRQ0, IRQ1)		
Port 3	 7-bit I/O port Open-drain output capability Schmitt-triggered input (ĪRQ4, ĪRQ5) 	P36 P35/SCK1/IRQ5 P34/RxD1 P33/TxD1 P32/SCK0/IRQ4 P31/RxD0 P30/TxD0	7-bit I/O port also functioning as SCI (channel 0 and 1) I/O pins (TxD0, RxD0, SCK0, TxD1, RxD1, SCK1) and interrupt input p (IRQ4, IRQ5)			
Port 4	• 8-bit input port	P47/AN7 P46/AN6 P45/AN5 P44/AN4 P43/AN3 P42/AN2 P41/AN1 P40/AN0	8-bit input port a AN0)	also functioning a	is A/D converter a	nalog input (AN7 to
Port 7	• 8-bit I/O port	P77/TxD3 P77/RxD3 P75/SCK3 P74/MRES	RxD3, SCK3), n	nanual reset pin	SCI (channel 3) I/ (MRES), and 8-bit 1, TMO0, TMO1)	• • •
		P73/TM01/CS7 P72/TM00/CS6 P71/CS5 P70/TMRI01/TMCI01/CS4	8-bit timer (char TMCI01, TMO0 When DDR = 1: (channel 0 and	· ·	pins (TMRI01, 8-bit timer 101, TMCI01,	-
Port 9	2-bit input port	P97/DA1 P96/DA0	2-bit input port a DA0)	also functioning a	s D/A converter a	nalog output (DA1,
Port A	 4-bit I/O port Built-in MOS input pull-up Open-drain output capability 	PA3/A19/SCK2 PA2/A18/RxD2 PA1/A17/TxD2 PA0/A16	•	to functioning as RxD2, SCK2) an	. ,	4-bit I/O port also functioning as SCI (channel 2) I/O pins (TxD2, RxD2, SCK2)

Table 9-1 (a) H8S/2237 Series Port Functions

212

Port	Description	Pins	Mode 4	Mode 5	Mode 6	Mode 7	
Port B	 8-bit I/O port Built-in MOS input pull-up 	PB7/A15/TIOCB5 PB6/A14/TIOCA5 PB5/A13/TIOCB4 PB4/A12/TIOCA4 PB3/A11/TIOCD3 PB2/A10/TIOCC3 PB1/A9/TIOCB3 PB0/A8/TIOCA3	(TIOCB5, TI	-bit I/O port also functioning as TPU I/O pins TIOCB5, TIOCA5, TIOCB4, TIOCA4, TIOCD3, IOCC3, TIOCB3, TIOCA3) and address output A15 to A8)			
Port C	 8-bit I/O port Built-in MOS input pull-up 	PC7/A7 to PC0/A0	Address out	out (A7—A0)	When DDR = 0: Input port When DDR = 1: Address output	8-bit I/O port	
Port D	 8-bit I/O port Built-in MOS input pull-up 	PD7/D15 to PD0/D8	Data bus inp	ut/output		I/O port	
Port E	 8-bit I/O port Built-in MOS input pull-up 	PE7/D7 to PE0/D0		node: I/O port mode: Data bus	input/output	I/O port	
Port F	 8-bit I/O port Schmitt-triggered input (IRQ3, IRQ2) 	PF7/ø		= 0: Input port = 1 (after reset): ø	output	When DDR = 0 (after reset): Input port When DDR = 1: ø output	
		PF6/AS PF5/RD PF4/HWR	AS, RD, HW	R output		I/O port	
		PF3/LWR/ADTRG/IRQ3	In 8-bit bus r		out so functioning as A/D converter input	I/O ports also functioning as interrupt input pin (IRQ3) and A/D converter input (ADTRG)	
		PF2/WAIT		E = 0 (after reset) E = 1: WAIT input	•	I/O port	
		PF1/BACK/BUZZ PF0/BREQ/IRQ2	functioning a interrupt inpu	= 1: BREQ input		I/O ports also functioning as WDT output pin (BUZZ) and interrupt input pin (IRQ2)	
Port G	5-bit I/O portSchmitt-triggered	PG4/CS0		= 0*1: Input port = 1*2: CS0 output	:	I/O port	
	input (ĪRQ7, ĪRQ6)	PG3/CS1 PG2/CS2 PG1/CS3/IRQ7	functioning a	= 0 (after reset): li is interrupt input p = 1: CS1, CS2, C ut pin (IRQ7)	bin (IRQ7)	I/O ports also functioning as interrupt input pin (IRQ7)	
		PG0/IRQ6	I/O port also (IRQ6)	I/O port also functioning as interrupt input pin (IRQ6)			

Table 9-1 (a) H8S/2237 Series Port Functions (cont)

Notes: 1. After mode 6 reset

2. After mode 4 or 5 reset

HITACHI

Port	Description	Pins	Mode 4	Mode 5	Mode 6	Mode 7		
Port 1	 8-bit I/O port Schmitt-triggered input (ĪRQ0, ĪRQ1) 	P17/TIOCB2/TCLKD P16/TIOCA2/ĪRQ1 P15/TIOCB1/TCLKC P14/TIOCA1/ĪRQ0 P13/TIOCD0/TCLKB/A23 P12/TIOCC0/TCLKA/A22 P11/TIOCB0/A21 P10/TIOCA0/A20	8-bit I/O port als (TCLKA, TCLKI TIOCB0, TIOCO TIOCA2, TIOCE IRQ1), and add	8-bit I/O port also functioning as TPU I/O pins (TCLKA, TCLKB, TCLKC, TCLKD, TIOCA0, TIOCB0, TIOCC0, TIOCD0, TIOCA1, TIOCB1, TIOCA2, TIOCB2) and interrupt input pins (IRQ0, IRQ1)				
Port 3	 7-bit I/O port Open-drain output capability Schmitt-triggered input (IRQ4, IRQ5) 	P36 P35/SCK1/IRQ5 P34/RxD1 P33/TxD1 P32/SCK0/IRQ4 P31/RxD0 P30/TxD0	7-bit I/O port also functioning as SCI (channel 0 and 1) I/O ((TxD0, RxD0, SCK0, TxD1, RxD1, SCK1) and interrupt input (IRQ4, IRQ5)					
Port 4	• 8-bit input port	P47/AN7 P46/AN6 P45/AN5 P44/AN4 P43/AN3 P42/AN2 P41/AN1 P40/AN0	8-bit input port a	also functioning a	as A/D converter a	inalog input (AN7 to		
Port 7	• 8-bit I/O port	P77/TxD3 P77/RxD3 P75/SCK3 P74/MRES	RxD3, SCK3), r	nanual reset pin	SCI (channel 3) I/ (MRES), and 8-bi 11, TMO0, TMO1)			
		P73/TM01/CS7 P72/TM00/CS6 P71/CS5 P70/TMRI01/TMCI01/CS4	8-bit timer (char TMCI01, TMO0 When DDR = 1 (channel 0 and		pins (TMRI01, s 8-bit timer ll01, TMCI01,	-		
Port 9	2-bit input port	P97 P96	2-bit input port					
Port A	• 4-bit I/O port	PA3/A19 to PA0/A16		o functioning as	address output	4-bit I/O port		
	Built-in MOS input pull-up		(A19 to A16)					
	 Open-drain output capability 							
Port B	 8-bit I/O port Built-in MOS input pull-up	PB7/A15 to PB0/A8	8-bit I/O port als (A15 to A8)	so functioning as	address output	8-bit I/O port		

Table 9-1 (b) H8S/2227 Series Port Functions

214

Port	Description	Pins	Mode 4	Mode 5	Mode 6	Mode 7		
Port C	 8-bit I/O port Built-in MOS input pull-up	PC7/A7 to PC0/A0	Address outp	out (A7 to A0)	When DDR = 0: Input port When DDR = 1: Address output	8-bit I/O port		
Port D	 8-bit I/O port Built-in MOS input pull-up	PD7/D15 to PD0/D8	Data bus inp	ut/output		I/O port		
Port E	 8-bit I/O port Built-in MOS input pull-up	PE7/D7 to PE0/D0		node: I/O port mode: Data bus i	input/output	I/O port		
	 8-bit I/O port Schmitt-triggered input (IRQ3, IRQ2) 	PF7/ø		: 0: Input port : 1 (after reset): ø	o output	When DDR = 0 (after reset): Input port When DDR = 1: ø output		
		PF6/ AS PF5/ RD PF4/ HWR	AS, RD, HW	I/O port				
		PF3/LWR/ADTRG/IRQ3	In 8-bit bus n	mode: LWR outp node: I/O ports al t pin (IRQ3) and	I/O ports also functioning as interrupt input pin (IRQ3) and A/D converter input (ADTRG)			
		PF2/WAIT		= 0 (after reset) = 1: WAIT input		I/O port		
		PF1/BACK/BUZZ PF0/BREQ/IRQ2	functioning a interrupt inpu	= 1: BREQ input,		I/O ports also functioning as WDT output pin (BUZZ) and interrupt input pin (IRQ2)		
Port G	5-bit I/O portSchmitt-triggered	PG4/CS0		= 0*1: Input port = 1*2: CS0 output	:	I/O port		
	input (IRQ7, IRQ6)	PG3/CS1 PG2/CS2 PG1/CS3/IRQ7	functioning a When DDR =	When DDR = 0 (after reset): Input ports also functioning as interrupt input pin ($\overline{(RQ7)}$) When DDR = 1: $\overline{CS1}$, $\overline{CS2}$, $\overline{CS3}$ output and interrupt input pin ($\overline{IRQ7}$)				
		PG0/IRQ6	l/O port also (IRQ6)	I/O port also functioning as interrupt input pin (IRQ6)				

Table 9-1 (b) H8S/2227 Series Port Functions (cont)

Notes: 1. After mode 6 reset

2. After mode 4 or 5 reset

HITACHI

9.2 Port 1

9.2.1 Overview

Port 1 is an 8-bit I/O port. Port 1 pins also function as TPU I/O pins (TCLKA, TCLKB, TCLKC, TCLKD, TIOCA0, TIOCB0, TIOCC0, TIOCD0, TIOCA1, TIOCB1, TIOCA2, and TIOCB2), external interrupt pins (IRQ0 and IRQ1), and address bus output pins (A23 to A20). Port 1 pin functions depend on the operating mode.

The interrupt input pins ($\overline{IRQ0}$ and $\overline{IRQ1}$) are Schmitt-triggered inputs.

Figure 9-1 shows the port 1 pin configuration.




Figure 9-1 Port 1 Pin Functions

9.2.2 Register Configuration

Table 9-2 shows the port 1 register configuration.

Table 9-2Port 1 Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port 1 data direction register	P1DDR	W	H'00	H'FE30
Port 1 data register	P1DR	R/W	H'00	H'FF00
Port 1 register	PORT1	R	Undefined	H'FFB0

Note: * Lower 16 bits of the address.

(1) Port 1 Data Direction Register (P1DDR)

Bit	7	6	5	4	3	2	1	0
	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P1DDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port 1. P1DDR cannot be read; if it is, an undefined value will be read.

P1DDR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode. As the TPU is initialized by a manual reset, the pin states in this case are determined by the P1DDR and P1DR specifications.

The OPE bit in SBYCR is used to select whether the address output pins retain their output state or become high-impedance when a transition is made to software standby mode.

(a) Modes 4, 5, and 6

If address output is enabled by the setting of bits AE3 to AE0 in PFCR, pins P13 to P10 are address outputs. Pins P17 to P14, and pins P13 to P10 when address output is disabled, are output ports when the corresponding P1DDR bits are set to 1, and input ports when the corresponding P1DDR bits are cleared to 0.

(b) Mode 7

Setting a P1DDR bit to 1 makes the corresponding port 1 pin an output port, while clearing the bit to 0 makes the pin an input port.

HITACHI

(2) Port 1 Data Register (P1DR)

Bit	7	6	5	4	3	2	1	0
	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

P1DR is an 8-bit readable/writable register that stores output data for the port 1 pins (P17 to P10).

P1DR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode.

(3) Port 1 Register (PORT1)

Bit	7	6	5	4	3	2	1	0
	P17	P16	P15	P14	P13	P12	P11	P10
Initial value	*	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R	R

Note: * Determined by the state of pins P17 to P10.

PORT1 is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port 1 pins (P17 to P10) must always be performed on P1DR.

If a port 1 read is performed while P1DDR bits are set to 1, the P1DR values are read. If a port 1 read is performed while P1DDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORT1 contents are determined by the pin states, as P1DDR and P1DR are initialized. PORT1 retains its previous state after a manual reset and in software standby mode.

218

9.2.3 Pin Functions

Port 1 pins also function as TPU I/O pins (TCLKA, TCLKB, TCLKC, TCLKD, TIOCA0, TIOCB0, TIOCC0, TIOCD0, TIOCA1, TIOCB1, TIOCA2, and TIOCB2), external interrupt input pins (IRQ0 and IRQ1), and address output pins (A23 to A20). Port 1 pin functions are shown in table 9-3.

Table 9-3Port 1 Pin Functions

Pin	Pin Functions and	d Selection Method						
P17/ TIOCB2/ TCLKD	channel 2 settings	The pin function is switched as shown below according to the combination of the TPU channel 2 settings (bits MD3 to MD0 in TMDR2, bits IOB3 to IOB0 in TIOR2, and bits CCLR1 and CCLR0 in TCR2), bits TPSC2 to TPSC0 in TCR0 and TCR5, and bit P17DDR.						
	TPU channel 2 settings	(1) in table below	(2) in table below					
	P17DDR		0	1				
	Pin function	TIOCB2 output	P17 input	P17 output				
			TIOCB2 input					
	TCLKD input* ²							
	Notes: 1. TIOCB	Notes: 1. TIOCB2 input when MD3 to MD0 = B'0000 or B'01xx and IOB3 = 1.						

 TCLKD input when the setting for either TCR0 or TCR5 is: TPSC2 to TPSC0 = B'111.

Also, TCLKD input when channels 2 and 4 are set to phase counting mode.

mode.						
TPU channel 2 settings	(2)	(1)	(2)	(2)	(1)	(2)
MD3 to MD0	B'(0000, B'01xx	B'0010		B'0011	
IOB3 to IOB0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111		B'xx00	Other than E	3'xx00
CCLR1, CCLR0			_	_	Other than B'10	B'10
Output function	_	Output compare output	_	_	PWM mode 2 output	_
					x: D	on't care

Table 9-3 Port 1 Pin Functions (cont)

Pin	Pin Functions an	d Selecti	ion Method						
P16/ TIOCA2/ IRQ1	The pin function is switched as shown below according to the combination of the TPL channel 2 settings (bits MD3 to MD0 in TMDR2, bits IOA3 to IOA0 in TIOR2, and bits CCLR1 and CCLR0 in TCR2) and bit P16DDR.								
	TPU channel 2 settings	in ta	(1) ble below			(2) le below			
	P16DDR		_	0		1			
	Pin function	TIOC	CA2 output	P16 input		P16 out	put		
					TIOCA	A2 input*1			
		IRQ1 input* ²							
	 Notes: 1. TIOCA2 input when MD3 to MD0 = B'0000 or B'01xx and IOA3 = 1. 2. When used as an external interrupt pin, do not use for another function. 								
	TPU channel 2 settings	(2)	(1)	(2)	(1)	(1)	(2)		
	MD3 to MD0	B'0	0000, B'01xx	B'001x	B'0010	B'0011			
	IOA3 to IOA0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111		Other than B'xx00	Other than B'xx00			
	CCLR1, CCLR0	_		_	_	Other than B'01	B'01		
	Output function		Output compare output	—	PWM mode 1 output* ³	PWM mode 2 output	_		
						x: D	on't care		

Note: 3. Output is disabled for TIOCB2.

HITACHI

Table 9-3 Port 1 Pin Functions (cont)

		on Method						
channel 1 settings CCLR1 and CCLR	The pin function is switched as shown below according to the combination of the TPU channel 1 settings (bits MD3 to MD0 in TMDR1, bits IOB3 to IOB0 in TIOR1, and bits CCLR1 and CCLR0 in TCR1), bits TPSC2 to TPSC0 in TCR0, TCR2, TCR4, and TCR5, and bit P15DDR.							
TPU channel 1 settings	in ta	(1) ble below			、 /			
P15DDR		—	0		1			
Pin function	TIOCB1 output		P15 ir	nput	P15 out	out		
			TIOCB1 input*1					
	TCLKC input* ²							
TPSC0 Also, T mode.) = B'101 CLKC inj	s 2 and 4	are set	to phase countii	ng			
TPU channel 1 settings	(2)	(1)	(2)	(2)	(1)	(2)		
MD3 to MD0	B'0	0000, B'01xx	B'0010		B'0011			
IOB3 to IOB0				B'xx00	00 Other than B'xx00			
CCLR1, CCLR0	_	—	—	_	Other than B'10	B'10		
Output function	_	Output compare	_	—	PWM mode 2			
	channel 1 settings CCLR1 and CCLR TCR5, and bit P15 TPU channel 1 settings P15DDR Pin function Notes: 1. TIOCB B'10xx 2. TCLK0 TPSC0 Also, T mode. TPU channel 1 settings MD3 to MD0 IOB3 to IOB0 CCLR1, CCLR0	channel 1 settings (bits MD CCLR1 and CCLR0 in TCR TCR5, and bit P15DDR. TPU channel 1 settings in ta P15DDR	channel 1 settings (bits MD3 to MD0 in TMDI CCLR1 and CCLR0 in TCR1), bits TPSC2 to TCR5, and bit P15DDR. TPU channel 1 (1) settings in table below P15DDR — Pin function TIOCB1 output Notes: 1. TIOCB1 input when MD3 to MD0 B'10xx. 2. TCLKC input when the setting for TPSC0 = B'110, or the setting for TPSC0 = B'101. Also, TCLKC input when channel mode. TPU channel 1 (2) MD3 to MD0 B'0000 B'0101 B'0101 B'0100 B'0101 B'0101 B'0111 B'11xxx CCLR1, CCLR0 —	channel 1 settings (bits MD3 to MD0 in TMDR1, bits IP CCLR1 and CCLR0 in TCR1), bits TPSC2 to TPSC0 if TCR5, and bit P15DDR. TPU channel 1 (1) settings in table below P15DDR 0 Pin function TIOCB1 output P15 in TCLKC i Notes: 1. TIOCB1 input when MD3 to MD0 = B'0000 B'10xx. 2. TCLKC input when the setting for either TO TPSC0 = B'110, or the setting for either TO TPSC0 = B'101. Also, TCLKC input when channels 2 and 4 mode. TPU channel 1 (2) (1) (2) MD3 to MD0 B'0000, B'01xx B'0010 IOB3 to IOB0 B'0000 B'0001 to B'0011 B'0100 B'0101 to B'0111 B'1xxx CCLR1, CCLR0	channel 1 settings (bits MD3 to MD0 in TMDR1, bits IOB3 to IO CCLR1 and CCLR0 in TCR1), bits TPSC2 to TPSC0 in TCR0, TCR5, and bit P15DDR. TPU channel 1 (1) in table below in table P15DDR 0 Pin function TIOCB1 output P15 input TIOCB1 output P15 input TIOCE TCLKC input* ² Notes: 1. TIOCB1 input when MD3 to MD0 = B'0000 or B'01) B'10xx. 2. TCLKC input when the setting for either TCR0 or T TPSC0 = B'110, or the setting for either TCR4 or T TPSC0 = B'101. Also, TCLKC input when channels 2 and 4 are set t mode. TPU channel 1 (2) (1) (2) (2) MD3 to MD0 B'0000, B'01xx B'0010 IOB3 to IOB0 B'0000 B'0001 to B'0011 - B'xx00 B'11xxx CCLR1, CCLR0	channel 1 settings (bits MD3 to MD0 in TMDR1, bits IOB3 to IOB0 in TIOR1, a CCLR1 and CCLR0 in TCR1), bits TPSC2 to TPSC0 in TCR0, TCR2, TCR4, a TCR5, and bit P15DDR. TPU channel 1 (1) (2) in table below in table below P15DDR — 0 1 Pin function TIOCB1 output P15 input P15 output*1 TIOCB1 input** TIOCB1 input*** TIOCB1 input*** Notes: 1. TIOCB1 input when MD3 to MD0 = B'0000 or B'01xx and IOB3 to I B'10xx. 2. TCLKC input when the setting for either TCR0 or TCR2 is: TPSC2 TPSC0 = B'110, or the setting for either TCR4 or TCR5 is: TPSC2 TPSC0 = B'101. Also, TCLKC input when channels 2 and 4 are set to phase countin mode. TPU channel 1 (2) (1) (2) (1) MD3 to MD0 B'0000, B'01xx B'0010 B'0011 IOB3 to IOB0 B'0000 B'0001 to B'0111 B'xx00 Other than B'10		

Table 9-3 Port 1 Pin Functions (cont)

Pin	Pin Functions an	d Selecti	ion Method								
P14/ TIOCA1/ IRQ0	The pin function is channel 1 settings CCLR1 and CCLR	(bits MD	3 to MD0 in TMD	R1, bits l							
	TPU channel 1 settings	in ta	(1) ble below			(2) le below					
	P14DDR		—	0		1					
	Pin function	TIOC	CA1 output	P14 ii	nput	P14 out	put				
				TIOCA1 input*1							
				IRQ0 ir	nput*2						
	B'10xx	 Notes: 1. TIOCA1 input when MD3 to MD0 = B'0000 or B'01xx and IOA3 to IOA0= B'10xx. When used as an external interrupt pin, do not use for another function. 									
	TPU channel 1 settings	(2)	(1)	(2)	(1)	(1)	(2)				
	MD3 to MD0	B'(0000, B'01xx	B'001x	B'0010	B'0011					
	IOA3 to IOA0	B'0000 B'0001 to B'0 B'0100 B'0101 to B'0 B'1xxx			Other than B'xx00	Other than B'xx00					
	CCLR1, CCLR0	_	_	_	_	Other than B'01	B'01				
	Output function	_	Output compare output	_	PWM mode 1 output* ³	PWM mode 2 output	_				
	Note: 3. Output	is disabl	ed for TIOCB1.	1	1	x: D	on't care				

222

Table 9-3Port 1 Pin Functions (cont)

Pin	Pin Functions and	d Selection Method	
P13/ TIOCD0/ TCLKB/ A23	operating mode, th IOD0 in TIOR0L, a	switched as shown below according t e TPU channel 0 settings (bits MD3 to nd bits CCLR2 to CCLR0 in TCR0), b to AE0 in PFCR, and bit P13DDR.	o MD0 in TMDR0, bits IOD3 to
	Operating mode	Madaa 4 E G	Mada 7

Operating mode	Modes 4, 5, 6 Mode 7						
AE3 to AE0	Other that	ın B'111	1	B'1111	—		
TPU channel 0 settings	(1) in table below	```	2) e below		(1) in table below	(2) in table below	
P13DDR	_	0	1	—	—	0	1
Pin function	TIOCD0 output	P13 input	P13 output		TIOCD0 output	P13 P13 input output	
		TIOCD0 input*1				TIOCD0 input*1	
	TCLKB	input* ²	!	A23 output	TCLKB	input*2	!

Notes: 1. TIOCD0 input when MD3 to MD0 = B'0000 and IOD3 to IOD0 = B'10xx.

2. TCLKB input when the setting for any of TCR0 to TCR2 is: TPSC2 to TPSC0 = B'101.

Also, TCLKB input when channels 1 and 5 are set to phase counting mode.

TPU channel 0 settings	(2)	(1)	(2)	(2)	(1)	(2)
MD3 to MD0		B'0000	B'0010		B'0011	
IOD3 to IOD0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111		B'xx00	Other than E	3'xx00
CCLR2 to CCLR0	_	_	_	_	Other than B'110	B'110
Output function	_	Output compare output	_	_	PWM mode 2 output	_
					x: D	on't care

Table 9-3Port 1 Pin Functions (cont)

Pin	Pin Functions and Selection Method
P12/ TIOCC0/ TCLKA/ A22	The pin function is switched as shown below according to the combination of the operating mode, the TPU channel 0 settings (bits MD3 to MD0 in TMDR0, bits IOC3 to IOC0 in TIOR0L, and bits CCLR2 to CCLR0 in TCR0), bits TPSC2 to TPSC0 in TCR0 to TCR5, bits AE3 to AE0 in PFCR, and bit P12DDR.

Operating mode	Мо	des 4, 8	5, 6		Mode 7		
AE3 to AE0	Other than B'1111			B'1111	—		
TPU channel 0 settings	(1) in table below	•	2) e below		(1) in table below	(2) in table below	
P12DDR	—	0	1	—	—	0	1
Pin function	TIOCC0 output	P12 input	P12 output		TIOCC0 output	P12 P12 input output	
		TIOCC0 input* ¹				_	CC0 ut* ¹
	TCLKA	input*2	2	A22 output	TCLKA	input*2	2

Notes: 1. TIOCC0 input when MD3 to MD0 = B'0000 and IOC3 to IOC0 = B'10xx.

2. TCLKA input when the setting for any of TCR0 to TCR5 is: TPSC2 to TPSC0 = B'100.

Also, TCLKA input when channels 1 and 5 are set to phase counting mode.

TPU channel 0 settings	(2)	(1)	(2)	(1)	(1)	(2)
MD3 to MD0		B'0000	B'001x	B'0010	B'0011	
IOC3 to IOC0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111		Other than B'xx00	Other than E	3'xx00
CCLR2 to CCLR0			_		Other than B'101	B'101
Output function	—	Output compare output	—	PWM mode 1 output* ³	PWM mode 2 output	—

x: Don't care

Note: 3. Output is disabled for TIOCD0.

When BFA = 1 or BFB = 1 in TMDR0, output is disabled and the settings in (2) apply.

Table 9-3 Port 1 Pin Functions (cont)

TIOCB0/ o A21 IC	The pin function is operating mode, th OB3 to IOB0 in TIO Operating mode AE3 to AE0 TPU channel 0 settings P11DDR	e TPU cl OR0H), t	hannel bits AE Mo her tha	0 settir 3 to AE des 4, 5	ngs (bit 0 in Pl	s MD3	to MD0	in TMDF 11DDR.	R0 and		
	AE3 to AE0 TPU channel 0 settings	(1)	her tha		5, 6			Mo	do 7		
	TPU channel 0 settings	(1)		an B'11				Mode 7			
	settings	. ,			an B'111x		1x	_	_		
				,	(2) - in table below		in tab	(1) le below		(2) e below	
	FIIDDK			0	1	_		_	0	1	
	Pin function	TIOCB0 output		P11 input	P11 outpu	t —		TIOCB0 output		P11 output	
				-	CB0 ut* ¹	A2 ² outp			-	OCB0 but* ¹	
N	Note: 1. TIOCB	0 input w	hen M	D3 to N	1D0 = I	3'0000	and IOE	33 to IOB	0 = B'1	0xx.	
	TPU channel 0 settings	(2)		(1)		(2)	(2)	(1)		(2)	
I	MD3 to MD0		B'000	00		0010		B'00)11	
I	IOB3 to IOB0	B'0000 B'0100 B'1xxx		1 to B'0 1 to B'0		_	B'xx00	Other	than B	/xx00	
(CCLR2 to CCLR0	—				—	—	Other B'01		B'010	
(Output function	—		ut comp output	are	—	—	PWM m outp		_	
									x. D	on't care	

Pin Pin Functions and Selection Method

HITACHI

Table 9-3 Port 1 Pin Functions (cont)

Pin	Pin Functions and	d Selecti	on Me	ethod								
P10/ TIOCA0/ A20	The pin function is switched as shown below according to the combination of the operating mode, the TPU channel 0 settings (bits MD3 to MD0 in TMDR0, bits IOA3 to IOA0 in TIOR0H, and bits CCLR2 to CCLR0 in TCR0), bits AE3 to AE0 in PFCR, and bit P10DDR.											
	Operating mode		Мо	des 4, s	5, 6			de 7				
	AE3 to AE0	Other tha	an (B'1	n (B'1101 or B'111x)			B'11(or B'11				_	
	TPU channel 0 settings	(1) in table			(2) – table below			in tab	(1) le below	(2) in table below		
	P10DDR		0	1	1	_		—		1		
	Pin function		TIOCA0 output		P [.] out	10 put	_		OCA0 utput	P10 input	P10 output	
				TIO inp	CA0 ut* ¹)	A20 outp				OCA0 but* ¹	
	Note: 1. TIOCA	0 input w	hen M	ID3 to N	1D0	= B	'0000	and IOA	A3 to IOA	0 = B'1	0xx.	
	TPU channel 0 settings	(2)		(1)		((2)	(1)	(1))	(2)	
	MD3 to MD0		B'000	00		В'(001x	B'0010		B'0011		
	IOA3 to IOA0			1 to B'0 1 to B'0				Other than B'xx00	Other	than B	5'xx00	
	CCLR2 to CCLR0			_		-	_	_	Other B'00		B'001	
	Output function			ut comp output	are	-		PWM mode 1 output* ²	PWM m outp		—	

x: Don't care

Note: 2. Output is disabled for TIOCB0.

HITACHI

9.3 Port 3

9.3.1 Overview

Port 3 is a 7-bit I/O port. Port 3 pins also function as SCI I/O pins (TxD0, RxD0, SCK0, TxD1, RxD1, and SCK1) and external interrupt input pins ($\overline{IRQ4}$ and $\overline{IRQ5}$). Port 3 pin functions are the same in all operating modes.

The interrupt input pins ($\overline{IRQ4}$ and $\overline{IRQ5}$) are Schmitt-triggered inputs.

Figure 9-2 shows the port 3 pin configuration.




Figure 9-2 Port 3 Pin Functions

9.3.2 Register Configuration

Table 9-4 shows the port 3 register configuration.

Table 9-4 Port 3 Registers

Name	Abbreviation	R/W	Initial Value* ²	Address*1
Port 3 data direction register	P3DDR	W	H'00	H'FE32
Port 3 data register	P3DR	R/W	H'00	H'FF02
Port 3 register	PORT3	R	H'00	H'FFB2
Port 3 open-drain control register	P3ODR	R/W	H'00	H'FE46

Notes: 1. Lower 16 bits of the address.

2. Value of bits 6 to 0.

HITACHI

(1) Port 3 Data Direction Register (P3DDR)

Bit	7	6	5	4	3	2	1	0
	—	P36DDR	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR
Initial value	Undefined	0	0	0	0	0	0	0
Read/Write	_	W	W	W	W	W	W	W

P3DDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port 3. P3DDR cannot be read; if it is, an undefined value will be returned. Bit 7 is reserved; this bit cannot be modified and will return an undefined value if read.

Setting a P3DDR bit to 1 makes the corresponding port 3 pin an output pin, while clearing the bit to 0 makes the pin an input pin.

P3DDR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode. As the SCI is initialized by a manual reset, the pin states in this case are determined by the P3DDR and P3DR specifications.

(2) Port 3 Data Register (P3DR)

Bit	7	6	5	4	3	2	1	0
	—	P36DR	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR
Initial value	Undefined	0	0	0	0	0	0	0
Read/Write	—	R/W						

P3DR is an 8-bit readable/writable register that stores output data for the port 3 pins (P36 to P30). Bit 7 is reserved; this bit cannot be modified and will return an undefined value if read.

P3DR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode.

(3) Port 3 Register (PORT3)

Bit	7	6	5	4	3	2	1	0
	_	P36	P35	P34	P33	P32	P31	P30
Initial value	Undefined	*	*	*	*	*	*	*
Read/Write	—	R	R	R	R	R	R	R
				DOO				

Note: * Determined by the state of pins P36 to P30.

PORT3 is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port 3 pins (P36 to P30) must always be performed on P3DR. Bit 7 is reserved; this bit cannot be modified and will return an undefined value if read.

228

If a port 3 read is performed while P3DDR bits are set to 1, the P3DR values are read. If a port 3 read is performed while P3DDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORT3 contents are determined by the pin states, as P3DDR and P3DR are initialized. PORT3 retains its previous state after a manual reset and in software standby mode.

(4) Port 3 Open-Drain Control Register (P3ODR)

Bit	7	6	5	4	3	2	1	0
	_	P36ODR	P35ODR	P340DR	P33ODR	P32ODR	P31ODR	P30ODR
Initial value	Undefined	0	0	0	0	0	0	0
Read/Write	_	R/W						

P3ODR is an 8-bit readable/writable register that controls the PMOS on/off status for each port 3 pin (P36 to P30). Bit 7 is reserved; this bit cannot be modified and will return an undefined value if read.

Setting a P3ODR bit to 1 makes the corresponding port 3 pin an NMOS open-drain output pin, while clearing the bit to 0 makes the pin a CMOS output pin.

P3ODR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode.

HITACHI

9.3.3 **Pin Functions**

Port 3 pins also function as SCI I/O pins (TxD0, RxD0, SCK0, TxD1, RxD1, and SCK1) and interrupt input pins ($\overline{IRQ4}$ and $\overline{IRQ5}$). Port 3 pin functions are shown in table 9-5.

Table 9-5Port 3 Pin Functions

Pin	Pin Functions	and S	electio	n Method							
P36	The pin functio bit.	n is sw	itched a	as shown belo	w accord	ling to 1	the settir	ng of th	e P36DDR		
		P36	6DDR		0		1				
		Pin	functio	n P36	input	P36	output*	:			
	Note: * NMOS	open-c	Irain ou	tput when P36	60DR = 1						
P35/SCK1/ IRQ5	The pin functio SMR of SCI1, I					•		binatior	n of bit C/\overline{A} in		
	CKE1 0 1										
	C/Ā	C/Ā 0 1 —									
	CKE0 0 1 — —								_		
	P35DDR	()	1		-		-	—		
	Pin function	P35	input	P35 output*1	SCK1 o	utput*1	SCK1 o	utput*1	SCK1 input		
					IRQ5 in	nput*2					
	Notes: 1. NM	IOS op	en-drai	n output when	P35ODF	R = 1.					
	2. Wh	en use	d as ar	external inter	rupt pin,	do not	use for a	another	function.		
P34/RxD1	The pin functio SCR of SCI1 a				w accord	ing to t	the comb	binatior	n of bit RE in		
	RE 0 1										
	P34DDR			0		1			_		
	Pin function		F	'34 input	P34	l outpu	t*	RxI	D1 input		
	Note: * NMOS	open-c	Irain ou	tput when P34	ODR = 1						

230

Table 9-5 Port 3 Pin Functions (cont)

Pin	Pin Functions	s and S	electio	on Method							
P33/TxD1	The pin function			as shown belov R.	w according to	the cor	mbinatio	on of bit TE in			
	TE			()			1			
	P33DDR			0	1			_			
	Pin function		F	P33 input	P33 outp	ut*	Тx	D1 output*			
	Note: * NMOS	open-o	Irain ou	tput when P33	ODR = 1.						
P32/SCK0/ IRQ4		pin function is switched as shown below according to the combinatior R of SCI0, bits CKE0 and CKE1 in SCR, and bit P32DDR.									
	CKE1 0 1 C/Ā 0 1										
	CKE0			0	1	_	_	_			
	P32DDR	0		1	_			_			
	Pin function	P32	input	P32 output*1	SCK0 output* ¹		K0 but ^{*1}	SCK0 input			
					IRQ4 input*2			1			
		•		n output when n external interr		t use fo	r anoth	er function.			
P31/RxD0	The pin function			as shown belov R.	w according to	the cor	nbinatio	on of bit RE in			
	RE			()			1			
	P31DDR			0	1			—			
	Pin function		F	P31 input	P31 outp	ut*	R	xD0 input			
	Note: * NMOS	open-o	drain ou	utput when P31	ODR = 1.						
P30/TxD0	The pin function			as shown belov R.	w according to	the cor	nbinatio	on of bit TE in			
	TE 0 1										
	P30DDR			0	1			—			
	Pin function		F	P30 input	P30 outp	ut*	Тx	D0 output*			
	Note: * NMOS	open-o	drain ou	utput when P30	ODR = 1.						

Pin Pin Functions and Selection Method

9.4 Port 4

9.4.1 Overview

Port 4 is an 8-bit input-only port. Port 4 pins also function as A/D converter analog input pins (AN0 to AN7). Port 4 pin functions are the same in all operating modes. Figure 9-3 shows the port 4 pin configuration.




Figure 9-3 Port 4 Pin Functions

9.4.2 Register Configuration

Table 9-6 shows the port 4 register configuration. Port 4 is an input-only register, and does not have a data direction register or data register.


Table 9-6Port 4 Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port 4 register	PORT4	R	Undefined	H'FFB3

Note: * Lower 16 bits of the address.

232

(1) Port 4 Register (PORT4)



PORT4 is an 8-bit read-only register. The pin states are always read when a port 4 read is performed. This register cannot be written to.

9.4.3 Pin Functions

Port 4 pins also function as A/D converter analog input pins (AN0 to AN7).

HITACHI

9.5 Port 7

9.5.1 Overview

Port 7 is an 8-bit I/O port. Port 7 pins also function as 8-bit timer I/O pins (TMRI01, TMCI01, TMO0, and TMO1), bus control output pins ($\overline{CS4}$ to $\overline{CS7}$), SCI I/O pins (SCK3, RxD3, and TxD3), and the manual reset input pin (\overline{MRES}). The functions of pins P77 to P74 are the same in all operating mode, but the functions of pins P73 to P70 depend on the operating mode.

Figure 9-4 shows the port 7 pin configuration.




Figure 9-4 Port 7 Pin Functions

234

9.5.2 Register Configuration

Table 9-7 shows the port 7 register configuration.

Table 9-7 Port 7 Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port 7 data direction register	P7DDR	W	H'00	H'FE36
Port 7 data register	P7DR	R/W	H'00	H'FF06
Port 7 register	PORT7	R	Undefined	H'FFB6

Note: * Lower 16 bits of the address.

(1) Port 7 Data Direction Register (P7DDR)

Bit	7	6	5	4	3	2	1	0
	P77DDR	P76DDR	P75DDR	P74DDR	P73DDR	P72DDR	P71DDR	P70DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P7DDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port 7. P7DDR cannot be read; if it is, an undefined value will be read.

Setting a P7DDR bit to 1 makes the corresponding port 7 pin an output pin, while clearing the bit to 0 makes the pin an input pin.

P7DDR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode. As the 8-bit timer and SCI are initialized by a manual reset, the pin states in this case are determined by the P7DDR and P7DR specifications.

(2) Port 7 Data Register (P7DR)


Bit	7	6	5	4	3	2	1	0
	P77DR	P76DR	P75DR	P74DR	P73DR	P72DR	P71DR	P70DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

P7DR is an 8-bit readable/writable register that stores output data for the port 7 pins (P77 to P70).

P7DR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode.

HITACHI

(3) Port 7 Register (PORT7)



Note: * Determined by the state of pins P77 to P70.

PORT7 is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port 7 pins (P77 to P70) must always be performed on P7DR.

If a port 7 read is performed while P7DDR bits are set to 1, the P7DR values are read. If a port 7 read is performed while P7DDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORT7 contents are determined by the pin states, as P7DDR and P7DR are initialized. PORT7 retains its previous state after a manual reset and in software standby mode.

9.5.3 Pin Functions

Port 7 pins also function as 8-bit timer I/O pins (TMRI01, TMCI01, TMO0, and TMO1), bus control output pins ($\overline{CS4}$ to $\overline{CS7}$), SCI I/O pins (SCK3, RxD3, and TxD3), and the manual reset input pin (\overline{MRES}). Port 7 pin functions are shown in table 9-8.

Table 9-8Port 7 Pin Functions

Pin	Pin Functions and Selection Method								
P77/TxD3	The pin function is switched as shown below according to the combination of bit TE in SCR of SCI3 and bit P77DDR.								
	TE			0		1			
	P77DDR		0	1		_			
	Pin function		P77 input	P77 outp	out Tx	D3 output			
	<u>.</u>								
P76/RxD3		The pin function is switched as shown below according to the combination of bit R SCR of SCI3 and bit P76DDR.							
	RE			0		1			
	P76DDR		0			_			
	Pin function		P76 input		P76 output Rx				
					<u>.</u>				
P75/SCK3			as shown belo d CKE1 of SCF			on of bit C/A in			
	CKE1			0		1			
	C/Ā		0		1				
	CKE0		0	1					
	P75DDR	0	1		—	_			

Pin Functions and Selection Method									
P74/MRES The pin function is switched as shown below according to the combination of bit MRESE in SYSCR and bit P74DDR.									
MRESE		1							
P74DDR	0	1	0						
Pin function	P74 input	P74 output	MRES input						
	The pin function is sw MRESE in SYSCR ar MRESE P74DDR	The pin function is switched as shown below MRESE in SYSCR and bit P74DDR. MRESE P74DDR 0	The pin function is switched as shown below according to the cor MRESE in SYSCR and bit P74DDR. MRESE 0 P74DDR 0						

 $\frac{P73}{TMO1}$ The pin function is switched as shown below according to the combination of the operating mode, bits OS3 to OS0 in TCSR1 of the 8-bit timer, and bit P73DDR.

Operating mode	Ν	Modes 4, 5, 0	6	Mode 7			
OS3 to OS0	A	II 0	Not all 0	AI	Not all 0		
P73DDR	0 1		_	0	1	_	
Pin function	P73 input	CS7 output	TMO1 output	P73 input	P73 output	TMO1 output	

 $\frac{P72/TMO0}{CS6}$ The pin function is switched as shown below according to the combination of the operating mode, bits OS3 to OS0 in TCSR0 of the 8-bit timer, and bit P72DDR.

Operating mode	Ν	/lodes 4, 5,	6	Mode 7			
OS3 to OS0	All 0		Not all 0	AI	Not all 0		
P72DDR	0 1		—	0 1		—	
Pin function	P72 CS6 input output		TMO0 output	P72 P72 input output		TMO0 output	

P71/CS5 The pin function is switched as shown below according to the combination of the operating mode and bit P71DDR.

Operating mode	Modes	4, 5, 6	Mode 7			
P71DDR	0	1	0 1			
Pin function	P71 input	CS5 output	P71 input	P71 output		

P70/ The pin function is switched as shown below according to the combination of the TMRI01/ operating mode and bit P70DDR.

$\frac{TMCI01}{CS4}$	Operating mode	Modes	Mode 7			
004	P70DDR	0	1	0	1	
	Pin function	P70 input	CS4 output	P70 input	P70 output	
			TMRI01/TM	/ICI01 input		

238

9.6 Port 9

9.6.1 Overview

Port 9 is a 2-bit input-only port. Port 9 pins also function as D/A converter analog output pins (DA0 and DA1). Port 9 pin functions are the same in all operating modes. Figure 9-5 shows the port 9 pin configuration.




Figure 9-5 Port 9 Pin Functions

9.6.2 Register Configuration

Table 9-9 shows the port 9 register configuration. Port 9 is an input-only register, and does not have a data direction register or data register.

Table 9-9Port 9 Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port 9 register	PORT9	R	Undefined	H'FFB8
Nata will annen 40 bita af thia a daluara				

Note: * Lower 16 bits of the address.

(1) Port 9 Register (PORT9)

Bit	7	6	5	4	3	2	1	0
	P97	P96	—	—	_	—	—	—
Initial value	*	*	_	_	—	—	—	_
Read/Write	R	R	R	R	R	R	R	R

Note: * Determined by the state of pins P97 to P96.

PORT9 is an 8-bit read-only register. The pin states are always read when a port 9 read is performed. This register cannot be written to. Bits 5 to 0 are reserved, and will return an undefined value if read.

HITACHI

9.6.3 Pin Functions

Port 9 pins also function as D/A converter analog output pins (DA0 and DA1).

9.7 Port A

9.7.1 Overview

Port A is an 8-bit I/O port. Port A pins also function as address bus outputs and SCI2 I/O pins (SCK2, RxD2, and TxD2). The pin functions depend on the operating mode.

Port A has a built-in MOS input pull-up function that can be controlled by software.

Figure 9-6 shows the port A pin configuration.




Figure 9-6 Port A Pin Functions

9.7.2 Register Configuration

Table 9-10 shows the port A register configuration.

Table 9-10 Port A Registers

Name	Abbreviation	R/W	Initial Value ^{*2}	Address*1
Port A data direction register	PADDR	W	H'0	H'FE39
Port A data register	PADR	R/W	H'0	H'FF09
Port A register	PORTA	R	Undefined	H'FFB9
Port A MOS pull-up control register	PAPCR	R/W	H'0	H'FE40
Port A open-drain control register	PAODR	R/W	H'0	H'FE47

Notes: 1. Lower 16 bits of the address.

2. Value of bits 3 to 0.

(1) Port A Data Direction Register (PADDR)

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	PA3DDR	PA2DDR	PA1DDR	PA0DDR
Initial value	Undefined	Undefined	Undefined	Undefined	0	0	0	0
Read/Write	—	—	—	—	W	W	W	W

PADDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port A. PADDR cannot be read; if it is, an undefined value will be read.

Bits 7 to 4 are reserved; these bits cannot be modified and will return an undefined value if read.

PADDR is initialized to H'0 (bits 3 to 0) by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode. The OPE bit in SBYCR is used to select whether the address output pins retain their output state or become high-impedance when a transition is made to software standby mode.

(a) Modes 4, 5, and 6

If address output is enabled by the setting of bits AE3 to AE0 in PFCR, the corresponding port A pins are address outputs.

When address output is disabled, setting a PADDR bit to 1 makes the corresponding port A pin an output port, while clearing the bit to 0 makes the pin an input port.

(b) Mode 7

Setting a PADDR bit to 1 makes the corresponding port A pin an output port, while clearing the bit to 0 makes the pin an input port.

HITACHI

(2) Port A Data Register (PADR)


Bit	7	6	5	4	3	2	1	0
	—	—	—	—	PA3DR	PA2DR	PA1DR	PA0DR
Initial value	Undefined	Undefined	Undefined	Undefined	0	0	0	0
Read/Write	_	_	_	_	R/W	R/W	R/W	R/W

PADR is an 8-bit readable/writable register that stores output data for the port A pins (PA3 to PA0).

Bits 7 to 4 are reserved; these bits cannot be modified and will return an undefined value if read.

PADR is initialized to H'0 (bits 3 to 0) by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode.

(3) Port A Register (PORTA)



Note: * Determined by the state of pins PA3 to PA0.

PORTA is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port A pins (PA3 to PA0) must always be performed on PADR.

Bits 7 to 4 are reserved; these bits cannot be modified and will return an undefined value if read.

If a port A read is performed while PADDR bits are set to 1, the PADR values are read. If a port A read is performed while PADDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTA contents are determined by the pin states, as PADDR and PADR are initialized. PORTA retains its previous state after a manual reset and in software standby mode.

242

(4) Port A MOS Pull-Up Control Register (PAPCR)

Bit	7	6	5	4	3	2	1	0
	_	—	_	_	PA3PCR	PA2PCR	PA1PCR	PA0PCR
Initial value	Undefined	Undefined	Undefined	Undefined	0	0	0	0
Read/Write	_	_	_	_	R/W	R/W	R/W	R/W

PAPCR is an 8-bit readable/writable register that controls the MOS input pull-up function incorporated into port A on a bit-by-bit basis.

Bits 7 to 4 are reserved; these bits cannot be modified and will return an undefined value if read.

PAPCR is valid for port input and SCI input pins. When a PADDR bit is cleared to 0 (input port setting), setting the corresponding PAPCR bit to 1 turns on the MOS input pull-up for the corresponding pin.

PAPCR is initialized to H'0 (bits 3 to 0) by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode.

(5) Port A Open-Drain Control Register (PAODR)

2 0 Bit 7 5 4 3 6 1 PA3ODR PA2ODR PA1ODR PA0ODR Initial value Undefined Undefined Undefined 0 0 0 0 Read/Write R/W R/W R/W R/W

PAODR is an 8-bit readable/writable register that controls the PMOS on/off status for each port A pin (PA3 to PA0).

Bits 7 to 4 are reserved; these bits cannot be modified and will return an undefined value if read.

PAODR is valid for port output and SCI output pins.

Setting a PAODR bit to 1 makes the corresponding port A pin an NMOS open-drain output pin, while clearing the bit to 0 makes the pin a CMOS output pin.

PAODR is initialized to H'0 (bits 3 to 0) by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode.

9.7.3 **Pin Functions**

Port A pins also function as SCI2 I/O pins (TxD2, RxD2, and SCK2) and address output pins (A19 to A16). Port A pin functions are shown in table 9-11.

HITACHI

Table 9-11Port A Pin Functions

Pin	Pin Functions and Selection Method											
PA3/A19/ SCK2	The pin function operating mode,									the		
	Operating mode	•			Mode	s 4 to 6	6					
	AE3 to AE0	11xx			0	her tha	an 11x	х				
	CKE1			0						1		
	C/A				0			1				
	CKE0			0		1		_				
	PA3DDR		C)	1		-	_				
	Pin function	A19 outpu	t PA3 i		PA3 utput* ¹	SCI outp		SCK2 output*		SCK2 input		
	Operating mode		Mode 7									
	AE3 to AE0		_									
	CKE1		0							1		
	C/A		0					1				
	CKE0		0			1				_		
	PA3DDR	0	1		-	_				—		
	Pin function	PA3 inpu	ut PA:	t PA3 output*1 SCK2 output*			_	CK2 put* ¹	SC	CK2 input		
	Note: 1. NMOS of	pen-drain o	utput w	hen PA3	ODR =	1 in PA	ODR.					
PA2/A18/ RxD2	The pin function operating mode,									the		
	Operating mode		Modes	s 4 to 6				Mode	e 7			
	AE3 to AE0	1011 or 0 11xx	Other th	nan (101	1 or 11x	x)						
	RE	_	(0	1			0		1		
	PA2DDR	_	0	1			0	1		_		
	Pin function		PA2 input	PA2 output*	Rx[PA2 input	PA: outpu	_	RxD2 input		

Note: 1. NMOS open-drain output when PA2ODR = 1 in PAODR.

Pin	Pin Functions a	and Selec	tion Meth	od						
PA1/A17/ TxD2	The pin function operating mode,									of the
	Operating mode		Modes	s 4 to 6			Mode 7			
	AE3 to AE0	101x or 11xx	Other th	an (101x)	or 1	1xx)				
	TE		()		1		()	1
	PA1DDR		0	1 — 0			1			
	Pin function	A17 output	PA1 input	PA1 output* ¹	-	FxD2 utput* ¹			PA1 output*	TxD2 output*1
	Note: 1. NMOS	open-drair	n output w	hen PA1O	DR	= 1 in	PAO	DR.		
PA0/A16	The pin function is switched as shown below according to the combination of the operating mode, PFCR setting, and bit PA0DDR.									
	Operating mode	•	M	lodes 4 to 6			Mod			e 7
	AE3 to AE0		er than or 1000)	0xx	x o	x or 1000		_		
	PA1DDR			0		1			0	1
	Pin function A		output	PA0 inp			PA0 PA output* ¹		0 input	PA0 output* ¹
	Note: 1. NMOS	open-drair	n output w	hen PA0O	DR	= 1 in	PAO	DR.		

Table 9-11 Port A Pin Functions (cont)

9.7.4 MOS Input Pull-Up Function

Port A has a built-in MOS input pull-up function that can be controlled by software. MOS input pull-up can be specified as on or off for individual bits.

With port input and SCI input pins, when a PADDR bit is cleared to 0, setting the corresponding PAPCR bit to 1 turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a power-on reset and in hardware standby mode. The previous state is retained after a manual reset and in software standby mode.

Table 9-11 summarizes the MOS input pull-up states.

Table 9-11 MOS Input Pull-Up States (Port A)

Pins	Power-On Reset	Hardware Standby Mode	Manual Reset	Software Standby Mode	In Other Operations
Address output, port output, SCI output	OFF	OFF	OFF	OFF	OFF
Port input, SCI input	OFF	OFF	ON/OFF	ON/OFF	ON/OFF
Lanandi					

Legend:

OFF: MOS input pull-up is always off.

ON/OFF: On when PADDR = 0 and PAPCR = 1; otherwise off.

246

9.8 Port B

9.8.1 Overview

Port B is an 8-bit I/O port. Port B pins also function as TPU I/O pins (TIOCA3, TIOCB3, TIOCC3, TIOCD3, TIOCA4, TIOCB4, TIOCA5, and TIOCB5) and address bus outputs. The pin functions depend on the operating mode.

Port B has a built-in MOS input pull-up function that can be controlled by software.

Figure 9-7 shows the port B pin configuration.




Figure 9-7 Port B Pin Functions

9.8.2 Register Configuration

Table 9-12 shows the port B register configuration.

Table 9-12 Port B Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port B data direction register	PBDDR	W	H'00	H'FE3A
Port B data register	PBDR	R/W	H'00	H'FF0A
Port B register	PORTB	R	Undefined	H'FFBA
Port B MOS pull-up control register	PBPCR	R/W	H'00	H'FE41

Note: * Lower 16 bits of the address.

(1) Port B Data Direction Register (PBDDR)

Bit	7	6	5	4	3	2	1	0
	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PBDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port B. PBDDR cannot be read; if it is, an undefined value will be read.

PBDDR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode. The OPE bit in SBYCR is used to select whether the address output pins retain their output state or become high-impedance when a transition is made to software standby mode.

(a) Modes 4, 5, and 6

If address output is enabled by the setting of bits AE3 to AE0 in PFCR, the corresponding port B pins are address outputs.

When address output is disabled, setting a PBDDR bit to 1 makes the corresponding port B pin an output port, while clearing the bit to 0 makes the pin an input port.

(b) Mode 7

Setting a PBDDR bit to 1 makes the corresponding port B pin an output port, while clearing the bit to 0 makes the pin an input port.

(2) Port B Data Register (PBDR)

Bit	7	6	5	4	3	2	1	0
	PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR	PB0DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PBDR is an 8-bit readable/writable register that stores output data for the port B pins (PB7 to PB0).

PBDR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode.

(3) Port B Register (PORTB)

Bit	7	6	5	4	3	2	1	0
	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
Initial value	*	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R	R

Note: * Determined by the state of pins PB7 to PB0.

PORTB is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port B pins (PB7 to PB0) must always be performed on PBDR.

If a port B read is performed while PBDDR bits are set to 1, the PBDR values are read. If a port B read is performed while PBDDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTB contents are determined by the pin states, as PBDDR and PBDR are initialized. PORTB retains its previous state after a manual reset and in software standby mode.

(4) Port B MOS Pull-Up Control Register (PBPCR)

Bit	7	6	5	4	3	2 1		0
	PB7PCR	PB6PCR	PB5PCR	PB4PCR	PB3PCR	PB2PCR	PB1PCR	PB0PCR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PBPCR is an 8-bit readable/writable register that controls the MOS input pull-up function incorporated into port B on a bit-by-bit basis.

PBPCR is valid for port input and TPU input pins.

249

When a PBDDR bit is cleared to 0 (input port setting), setting the corresponding PBPCR bit to 1 turns on the MOS input pull-up for the corresponding pin.

PBPCR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode.

9.8.3 **Pin Functions**

Port B pins also function as TPU I/O pins (TIOCA3, TIOCB3, TIOCC3, TIOCD3, TIOCA4, TIOCB4, TIOCA5, and TIOCB5) and address output pins (A15 to A8). Port B pin functions are shown in table 9-13.

Pin	Pin Functions and S	Pin Functions and Selection Method									
PB7/A15/ TIOCB5	The pin function is sw operating mode, PFC bits IOB3 to IOB0 in 1	R se	tting, TPU	chann	el 5 settings	s (bits MD3	to MD	0 in TMDR5,			
	Operating mode				Modes	4 to 6					
	AE3 to AE0 in PFCR		B'1xxx		C)ther than B	b'1xxx				
	TPU channel 5 settings		—	in ta	(1) ble below			e below			
	PB7DDR		_			— 0		1			
	Pin function	A	15 output	TIOC	B5 output	PB7 inpu	ut	PB7 output			
		TIOCB5 input*									
-	Operating mode	Operating mode Mode 7									
	AE3 to AE0 in PFCR					_					
	TPU channel 5 settings	(1)) in table be	elow	low (2) in ta		le below				
	PB7DDR				C)		1			
	Pin function	TIOCB5 out		put	PB7 i	input	Р	B7 output			
		TIOCB5 ir						k1			
	Note: 1. TIOCB5 input when MD3 to MD0 = B'0000 or B'01xx and IOB3 = 1.										
	TPU channel 5 settir	ngs	s (2)		(1)		(2)				
	MD3 to MD0		B'000		00, B'01xx		B'0010				
	IOB3 to IOB0		B'00 B'01 B'1)	00		to B'0011 to B'0111		—			
	CCLR1 to CCLR0			-				_			
	Output pin		_	-		t compare utput					
	TPU channel 5 settir	ngs	(2)		(1)		(2)			
	MD3 to MD0				В	'0011					
	IOB3 to IOB0		B'xx	:00		Other th	an B'x	x00			
	CCLR1 to CCLR0		_	-	Other	Other than B'10		B'10			
	Output pin		_	-	PWM mode 2 output		ə 2 —				

Pin	Pin Functions and S	Pin Functions and Selection Method										
PB6/A14/ TIOCA5	The pin function is sw operating mode, PFC bits IOA3 to IOA0 in	R se	tting, TPU	chann	el 5 settings	s (bits MD3	to M	D0 in TMDR5,				
	Operating mode				Modes	4 to 6						
	AE3 to AE0 in PFCR		'0111 or B'1xxx		Other th	nan (B'011	1 or E	3'1xxx)				
	TPU channel 5 settings		—	in ta	(1) ble below	w in ta		') below				
	PB6DDR		_		_	0		1				
	Pin function	A	14 output	TIOC	A5 output	· ·		PB6 output 5 input				
	Operating mode				Mod	e 7						
-	AE3 to AE0 in PFCR				_	-						
	TPU channel 5 settings	(1)	in table be	elow		(2) in table		low				
	PB6DDR				0)		1				
	Pin function	Т	IOCA5 out	put	PB6 i	nput	F	PB6 output				
						TIOCA5	input	t* ¹				
	Note: 1. TIOCA5 input when MD3 to MD0 = B'0000 or B'01xx and IOA3 = 1.											
	TPU channel 5 settir	ngs	(2)			(1)		(2)				
	MD3 to MD0		B'0000		00, B'01xx), B'01xx		B'0010				
	IOA3 to IOA0		B'0000 B'0100 B'1xxx			B'0001 to B'0011 B'0101 to B'0111		B'xx00				
	CCLR1 to CCLR0			_		_		_				
	Output pin			-	-	t compare utput		—				
	TPU channel 5 settir	ngs	(1)		(1)		(2)				
	MD3 to MD0		B'00	010		B'	0011					
	IOA3 to IOA0				Other t	han B'xx00)					
	CCLR1 to CCLR0		_	-	Other	than B'01		B'10				
	Output pin		PWM mode 1 output* ²			PWM mode 2 output		_				
	Note: 2. Output is dis	ableo	for TIOCA	\ 5.								

Pin	Pin Functions and S												
PB5/A13/ TIOCB4	The pin function is sw operating mode, PFC bits IOB3 to IOB0 in	R set	ting, TPU	chann	el 4 setting	gs (bits MD3	to MD0 in TMDR4						
	Operating mode				Mode	s 4 to 6							
	AE3 to AE0 in PFCR		011x or B'1xxx		Other	than (B'011)	c or B'1xxx)						
	TPU channel 4 settings		—	in ta	(1) ble below	in	(2) table below						
	PB5DDR		_		_	0	1						
	Pin function	A1	3 output	TIOC	B4 output	PB5 inpu	ut PB5 output						
			TIOCB4 input*										
		Operating mode											
	Operating mode				Мо	de 7							
-	AE3 to AE0 in PFCR				-	_							
	TPU channel 4 settings	(1)	in table be	low		(2) in tabl	e below						
	PB5DDR		—			0	1						
	Pin function	Т	IOCB4 out	put	PB5	input	PB5 output						
						TIOCB4	input*1						
	Note: 1. TIOCB4 in B'10xx.	nput v	when MD3	to MD	0 = B'0000) or B'01xx a	ind IOB3 to IOB0 =						
	TPU channel 4 settir	ngs	gs (2)			(1)	(2)						
	MD3 to MD0			B'00	0000, B'01xx		B'0010						
	IOB3 to IOB0		B'00 B'01 B'1>	00		1 to B'0011 1 to B'0111	_						
	CCLR1 to CCLR0		_	-		—	_						
	Output pin			-		ut compare output	_						
							1						
	TPU channel 4 settir	ngs	(2)		(1)	(2)						
	MD3 to MD0					B'0011							
	IOB3 to IOB0		B'xx	00		Other th	an B'xx00						
	CCLR1 to CCLR0			-	Othe	r than B'10	B'10						
	Output pin				PWM mode 2 output		_						

Pin	Pin Functions and Selection Method											
PB4/A12/ TIOCA4	The pin function is sw operating mode, PFC bits IOA3 to IOA0 in 1	R se	tting, TPU c	hanne	4 setting	s (bits MD3	to M	D0 in TMDR4,				
	Operating mode				Modes	s 4 to 6						
	AE3 to AE0 in PFCR		I	B'0100) or B'00x>	K		Other than (B'0100 or B'00xx)				
	TPU channel 4 settings	in ta	(1) able below		(2) in table below			—				
	PB5DDR		_		0	1		_				
	Pin function	TIO	CA4 output	PB	4 input	PB4 outp	out	A12 output				
	[
	Operating mode				Мос	de 7						
	AE3 to AE0 in PFCR					_						
	TPU channel 4 settings	(1)	in table be	low (2) in t		(2) in tab	le be	low				
	PB4DDR		_	0		0		1				
	Pin function	Т	TIOCA4 output		PB4	input	I	PB4 output				
						TIOCA4	inpu	t* ¹				
	Note: 1. TIOCA4 input when MD3 to MD0 = B'0000 or B'01xx and IOA3 to IOA0 = B'10xx.											
	TPU channel 4 settir	ngs	s (2)		(1)			(2)				
	MD3 to MD0			B'000	0, B'01xx			B'001x				
	IOA3 to IOA0		B'000 B'010 B'1x	00		B'0001 to B'0011 B'0101 to B'0111		B'xx00				
	CCLR2 to CCLR0		_			_		_				
	Output pin		_			ut compare output		—				
	TPU channel 4 settir	ngs	(1)			(1)		(2)				
	MD3 to MD0		B'00			B'	0011					
	IOA3 to IOA0				Other	than B'xx00)					
	CCLR1 to CCLR0				Other	than B'x01		B'x01				
	Output pin		PWM mode 1 output* ²		PWM mode 2 output			_				
	Note: 2. Output is dis	ablec	for TIOCB	4.								

Pin	Pin Functions and S	Selec	tion Metho	d								
PB3/A11/ TIOCD3	The pin function is sw operating mode, PFC bits IOD3 to IOD0 in	CR se	tting, TPU c	hann	el 3 setting	s (bits MD3	to MI	D0 in TMDR3,				
	Operating mode				Modes	s 4 to 6						
	AE3 to AE0 in PFCR			E	3'00xx			Other than B'00xx				
	TPU channel 3 settings	(1) in table below	(2) in table below								
	PB3DDR		—		0	1		—				
	Pin function	TIO	CD3 output	PE	PB3 input F		out	A11 output				
					TIOCD	3 input*1						
	Operating mode				Ma	do 7						
	Operating mode				IVIO	de 7						
	AE3 to AE0 in PFCR				-	_						
	TPU channel 3 settings	(1)	in table bel	ow		(2) in tab	le bel	ow				
	PB3DDR		_			0		1				
	Pin function	TIOCD3 outp		ut	PB3	input	F	PB3 output				
						TIOCD3	input	* ¹				
	Note: 1. TIOCD3 input when MD3 to MD0 = B'0000 and IOD3 to IOD0 = B'10xx.											
	TPU channel 3 settin	ngs	(2)			(1)		(2)				
	MD3 to MD0		B'0		B'0000	0000		B'0010				
	IOD3 to IOD0		B'000 B'010 B'1xx	00		1 to B'0011 1 to B'0111		_				
	CCLR2 to CCLR0					_						
	Output pin		_			ut compare output		—				
	TPU channel 3 settir	nae	(2)			(1)		(2)				
	MD3 to MD0	.93	(2)		[(1) B'0011		(-)				
	IOD3 to IOD0		B'xx0	0	L	Other th	an R'	xx00				
	CCLR2 to CCLR0			.0	Other	than B'110		B'110				
	Output pin				PWI	M mode 2 output		_				

Pin	Pin Functions and S	Selec	tion Metho	d						
PB2/A10/ TIOCC3	The pin function is sw operating mode, PFC bits IOC3 to IOC0 in	R se	tting, TPU c	hanne	13 setting	s (bits MD3	to MD	00 in TMDR3		
	Operating mode				Modes	4 to 6				
	AE3 to AE0 in PFCR		E	3'0010	or B'000x	(Other than B'0010 or B'000x		
	TPU channel 3 settings	in ta	(1) able below	(2) in table below				_		
	PB2DDR		_		0	0 1				
	Pin function	TIO	CC3 output	PB	2 input	input PB2 outpu		A10 output		
					TIOCC3	TIOCC3 input*1				
	Operating mode									
	AE3 to AE0 in				Мос					
	PFCR				—					
	TPU channel 3 settings	(1)) in table bel	ow		(2) in tab	le bel	ow		
	PB2DDR		—		()		1		
	Pin function	Т	IOCC3 outp	ut	PB2	input	F	B2 output		
				T		TIOCC3	input	*1		
	Note: 1. TIOCC3 input when MD3 to MD0 = B'0000 and IOC3 to IOC0 = $B'10xx$.									
	TPU channel 3 settir	ngs	(2)			(1)		(2)		
	MD3 to MD0			B'(0000		B'001x		
	IOC3 to IOC0		B'000 B'010 B'1xx	00		B'0001 to B'0011 B'0101 to B'0111		B'xx00		
	CCLR2 to CCLR0					_		—		
	Output pin				-	it compare output		—		
	TPU channel 3 settir	าตร	(1)			(1)		(2)		
	MD3 to MD0	.90	B'001	10			0011	(-/		
	IOC3 to IOC0				Other	than B'xx00				
	CCLR2 to CCLR0		_			than B'101		B'101		
	Output pin		PWM mo outpu			/I mode 2 output		_		
	Note: 2. Output is disabled for TIOCD3.									

Pin	Pin Functions and S	Selec	tion Method	b									
PB1/A9/ TIOCB3	The pin function is sw operating mode, PFC bits IOB3 to IOB0 in	CR se	tting, TPU c	hann	el 3 setting	s (bits MD3	to M	D0 in TMDR3,					
	Operating mode				Modes	s 4 to 6							
	AE3 to AE0 in PFCR			E	3'000x		Other than B'000x						
	TPU channel 3 settings	in ta	(1) able below	(2) in tab		le below		—					
	PB1DDR		_	0		1							
	Pin function	TIO	CB3 output	PE	31 input	PB1 outp	out	A9 output					
					TIOCB3 input*1								
	Operating mode	Mode 7											
	AE3 to AE0 in PFCR				-	_							
	TPU channel 3 settings	(1)	in table bel	ow		(2) in tab	le bel	ow					
	PB1DDR		—		(C		1					
	Pin function	TIOCB3 outp		ut	PB1	input	F	PB1 output					
		TIOCB3 ir						*1					
	Note: 1. TIOCB3 input when MD3 to MD0 = B'0000 and IOB3 to IOB0 = $B'10xx$.												
	TPU channel 3 settir	ngs	(2)			(1)		(2)					
	MD3 to MD0				B'0000			B'0010					
	IOB3 to IOB0		B'000 B'010 B'1x>	00		1 to B'0011 1 to B'0111		_					
	CCLR2 to CCLR0		_										
	Output pin					ut compare output		—					
							1	1					
	TPU channel 3 setti	ngs	(2)			(1)		(2)					
	MD3 to MD0				E	3'0011							
	IOB3 to IOB0		B'xx0	0		Other th	an B'	xx00					
	CCLR2 to CCLR0				Other	than B'010		B'010					
	Output pin					/I mode 2 output		—					

Pin	Pin Functions and S	Selec	tion Metho	d								
PB0/A8/ TIOCA3	The pin function is sv operating mode, PFC bits IOA3 to IOA0 in	CR se	tting, TPU c	hanne	el 3 setting	s (bits MD3	to M	D0 in TMDR3,				
	Operating mode				Modes	s 4 to 6						
	AE3 to AE0 in PFCR			В	0000			Other than B'0000				
	TPU channel 3 settings	in ta	(1) able below		(2) in table below			_				
	P30DDR		_		0	1						
	Pin function	TIO	CA3 output	PB	0 input) input PB0 outpu		A8 output				
					TIOCA3 input*1							
	Operating mode											
	AE3 to AE0 in PFCR				-	_						
	TPU channel 3 settings	(1)	in table bel	ow		(2) in table		low				
	PB0DDR		—			0		1				
	Pin function	Т	IOCA3 outp	ut	PB0	input		PB0 output				
						TIOCAS	inpu	t*1				
	Note: 1. TIOCA3 input when MD3 to MD0 = B'0000 and IOA3 to IOA0 = B'10xx.											
	TPU channel 3 settir	ngs	(2)			(1)		(2)				
	MD3 to MD0		B'C		3'0000	0000		B'001x				
	IOA3 to IOA0		B'000 B'010 B'1xx	00		0 to B'0011 1 to B'0111		B'xx00				
	CCLR2 to CCLR0					_		_				
	Output pin					ut compare output		_				
	TPU channel 3 settir	ngs	(1)			(1)		(2)				
	MD3 to MD0	0	B'001	10			0011	. ,				
	IOA3 to IOA0				Other	than B'xx00						
	CCLR2 to CCLR0				-	than B'001	1	B'001				
	Output pin		PWM mo outpu		PWM mode 2 output			—				
	Note: 2. Output is dis	abled	for TIOCB	3.	I							

9.8.4 MOS Input Pull-Up Function

Port B has a built-in MOS input pull-up function that can be controlled by software. MOS input pull-up can be specified as on or off for individual bits.

With port input and TPU input pins, when a PBDDR bit is cleared to 0, setting the corresponding PBPCR bit to 1 turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a power-on reset and in hardware standby mode. The previous state is retained after a manual reset and in software standby mode.

Table 9-13 summarizes the MOS input pull-up states.

Table 9-13	MOS Input P	ull-Up States	(Port B)
------------	-------------	---------------	----------

Pins	Power-On Reset	Hardware Standby Mode	Manual Reset	Software Standby Mode	In Other Operations
Address output, port output, TPU output	OFF	OFF	OFF	OFF	OFF
Port input, TPU input	OFF	OFF	ON/OFF	ON/OFF	ON/OFF

Legend:

OFF: MOS input pull-up is always off.

ON/OFF: On when PBDDR = 0 and PBPCR = 1; otherwise off.

HITACHI

9.9 Port C

9.9.1 Overview

Port C is an 8-bit I/O port. Port C pins also function as address bus outputs. The pin functions depend on the operating mode.

Port C has a built-in MOS input pull-up function that can be controlled by software.

Figure 9-8 shows the port C pin configuration.




Figure 9-8 Port C Pin Functions

260

9.9.2 Register Configuration

Table 9-14 shows the port C register configuration.

Table 9-14 Port C Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port C data direction register	PCDDR	W	H'00	H'FE3B
Port C data register	PCDR	R/W	H'00	H'FF0B
Port C register	PORTC	R	Undefined	H'FFBB
Port C MOS pull-up control register	PCPCR	R/W	H'00	H'FE42

Note: * Lower 16 bits of the address.

(1) Port C Data Direction Register (PCDDR)

Bit	7	6	5	4	3	2	1	0
	PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port C. PCDDR cannot be read; if it is, an undefined value will be read.

PCDDR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode. The OPE bit in SBYCR is used to select whether the address output pins retain their output state or become high-impedance when a transition is made to software standby mode.

(a) Modes 4 and 5

Port C pins are address outputs regardless of the PCDDR settings.

(b) Mode 6

Setting a PCDDR bit to 1 makes the corresponding port C pin an address output, while clearing the bit to 0 makes the pin an input port.

(c) Mode 7

Setting a PCDDR bit to 1 makes the corresponding port C pin an output port, while clearing the bit to 0 makes the pin an input port.

HITACHI

(2) Port C Data Register (PCDR)

Bit	7	6	5	4	3	2	1	0
	PC7DR	PC6DR	PC5DR	PC4DR	PC3DR	PC2DR	PC1DR	PC0DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PCDR is an 8-bit readable/writable register that stores output data for the port C pins (PC7 to PC0).

PCDR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode.

(3) Port C Register (PORTC)

Bit	7	6	5	4	3	2	1	0
	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Initial value	*	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R	R
			DO	D 00				

Note: * Determined by the state of pins PC7 to PC0.

PORTC is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port C pins (PC7 to PC0) must always be performed on PCDR.

If a port C read is performed while PCDDR bits are set to 1, the PCDR values are read. If a port C read is performed while PCDDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTC contents are determined by the pin states, as PCDDR and PCDR are initialized. PORTC retains its previous state after a manual reset and in software standby mode.

(4) Port C MOS Pull-Up Control Register (PCPCR)

Bit	7	6	5	4	3	2	1	0
	PC7PCR	PC6PCR	PC5PCR	PC4PCR	PC3PCR	PC2PCR	PC1PCR	PC0PCR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PCPCR is an 8-bit readable/writable register that controls the MOS input pull-up function incorporated into port C on a bit-by-bit basis.

PCPCR is valid for port input (modes 6 and 7).

262

When a PCDDR bit is cleared to 0 (input port setting), setting the corresponding PCPCR bit to 1 turns on the MOS input pull-up for the corresponding pin.

PCPCR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode.

9.9.3 Pin Functions in Each Mode

(1) Modes 4 and 5

In modes 4 and 5, port C pins function as address outputs automatically. Port C pin functions in modes 4 and 5 are shown in figure 9-9.




Figure 9-9 Port C Pin Functions (Modes 4 and 5)

HITACHI

(2) Mode 6

In mode 6, port C pins function as address outputs or input ports, and input or output can be specified bit by bit. Setting a PCDDR bit to 1 makes the corresponding port C pin an address output, while clearing the bit to 0 makes the pin an input port.

Port C pin functions in mode 6 are shown in figure 9-10.




Figure 9-10 Port C Pin Functions (Mode 6)

(3) Mode 7

In mode 7, port C functions as an I/O port, and input or output can be specified bit by bit. Setting a PCDDR bit to 1 makes the corresponding port C pin an output port, while clearing the bit to 0 makes the pin an input port.

Port C pin functions in mode 7 are shown in figure 9-11.




Figure 9-11 Port C Pin Functions (Mode 7)

264

9.9.4 MOS Input Pull-Up Function

Port C has a built-in MOS input pull-up function that can be controlled by software. MOS input pull-up can be used in modes 6 and 7, and can be specified as on or off for individual bits.

With the port input pin function (modes 6 and 7), when a PCDDR bit is cleared to 0, setting the corresponding PCPCR bit to 1 turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a power-on reset and in hardware standby mode. The previous state is retained after a manual reset and in software standby mode.

Table 9-15 summarizes the MOS input pull-up states.

Table 9-15 MOS Input Pull-Up States (Port C)

Pins	Power-On Reset	Hardware Standby Mode	Manual Reset	Software Standby Mode	In Other Operations
Address output (modes 4 and 5), port output (modes 6 and 7)	OFF	OFF	OFF	OFF	OFF
Port input (modes 6 and 7)	OFF	OFF	ON/OFF	ON/OFF	ON/OFF

Legend:

OFF: MOS input pull-up is always off.

ON/OFF: On when PCDDR = 0 and PCPCR = 1; otherwise off.

HITACHI

9.10 Port D

9.10.1 Overview

Port D is an 8-bit I/O port. Port D pins also function as data bus input/output pins. The pin functions depend on the operating mode.

Port D has a built-in MOS input pull-up function that can be controlled by software.

Figure 9-12 shows the port D pin configuration.




Figure 9-12 Port D Pin Functions

266

9.10.2 Register Configuration

Table 9-16 shows the port D register configuration.

Table 9-16 Port D Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port D data direction register	PDDDR	W	H'00	H'FE3C
Port D data register	PDDR	R/W	H'00	H'FF0C
Port D register	PORTD	R	Undefined	H'FFBC
Port D MOS pull-up control register	PDPCR	R/W	H'00	H'FE43
Nata will anne 40 bits of the solutions				

Note: * Lower 16 bits of the address.

(1) Port D Data Direction Register (PDDDR)

Bit	7	6	5	4	3	2	1	0
	PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PDDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port D. PDDDR cannot be read; if it is, an undefined value will be read.

PDDDR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode.

(a) Modes 4 to 6

The input/output direction settings in PDDDR are ignored, and port D pins automatically function as data input/output pins.

(b) Mode 7

Setting a PDDDR bit to 1 makes the corresponding port D pin an output port, while clearing the bit to 0 makes the pin an input port.

HITACHI

(2) Port D Data Register (PDDR)

Bit	7	6	5	4	3	2	1	0
	PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR	PD0DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PDDR is an 8-bit readable/writable register that stores output data for the port D pins (PD7 to PD0).

PDDR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode.

(3) Port D Register (PORTD)

Bit	7	6	5	4	3	2	1	0
	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Initial value	*	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R	R

Note: * Determined by the state of pins PD7 to PD0.

PORTD is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port D pins (PD7 to PD0) must always be performed on PDDR.

If a port D read is performed while PDDDR bits are set to 1, the PDDR values are read. If a port D read is performed while PDDDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTD contents are determined by the pin states, as PDDDR and PDDR are initialized. PORTD retains its previous state after a manual reset and in software standby mode.

(4) Port D MOS Pull-Up Control Register (PDPCR)

Bit	7	6	5	4	3	2	1	0
	PD7PCR	PD6PCR	PD5PCR	PD4PCR	PD3PCR	PD2PCR	PD1PCR	PD0PCR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PDPCR is an 8-bit readable/writable register that controls the MOS input pull-up function incorporated into port D on a bit-by-bit basis.

268

PDPCR is valid for port input pins (mode 7). When a PDDDR bit is cleared to 0 (input port setting), setting the corresponding PDPCR bit to 1 turns on the MOS input pull-up for the corresponding pin.

PDPCR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode.

9.10.3 Pin Functions in Each Mode

(1) Modes 4 to 6

In modes 4 to 6, port D pins function as data input/output pins automatically. Port D pin functions in modes 4 to 6 are shown in figure 9-13.




Figure 9-13 Port D Pin Functions (Modes 4 to 6)

(2) Mode 7

In mode 7, port D functions as an I/O port, and input or output can be specified bit by bit. Setting a PDDDR bit to 1 makes the corresponding port D pin an output port, while clearing the bit to 0 makes the pin an input port.

Port D pin functions in mode 7 are shown in figure 9-14.

HITACHI




Figure 9-14 Port D Pin Functions (Mode 7)

9.10.4 MOS Input Pull-Up Function

Port D has a built-in MOS input pull-up function that can be controlled by software. MOS input pull-up can be used in mode 7, and can be specified as on or off for individual bits.

With the port input pin function (mode 7), when a PDDDR bit is cleared to 0, setting the corresponding PDPCR bit to 1 turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a power-on reset and in hardware standby mode. The previous state is retained after a manual reset and in software standby mode.

Table 9-17 summarizes the MOS input pull-up states.

Table 9-17 MOS Input Pull-Up States (Port D)

Pins	Power-On Reset	Hardware Standby Mode	Manual Reset	Software Standby Mode	In Other Operations
Data input/output (modes 4 to 6), port output (mode 7)	OFF	OFF	OFF	OFF	OFF
Port input (mode 7)	OFF	OFF	ON/OFF	ON/OFF	ON/OFF

Legend:

OFF: MOS input pull-up is always off.

ON/OFF: On when PDDDR = 0 and PDPCR = 1; otherwise off.

270

9.11 Port E

9.11.1 Overview

Port E is an 8-bit I/O port. Port E pins also function as data bus input/output pins. The pin functions depend on the operating mode and on whether 8-bit or 16-bit bus mode is used.

Port E has a built-in MOS input pull-up function that can be controlled by software.

Figure 9-15 shows the port E pin configuration.




Figure 9-15 Port E Pin Functions

9.11.2 Register Configuration

Table 9-18 shows the port E register configuration.

Table 9-18 Port E Registers

Name	Abbreviation	R/W	Initial Value	Address*
Port E data direction register	PEDDR	W	H'00	H'FE3D
Port E data register	PEDR	R/W	H'00	H'FF0D
Port E register	PORTE	R	Undefined	H'FFBD
Port E MOS pull-up control register	PEPCR	R/W	H'00	H'FE44

Note: * Lower 16 bits of the address.

(1) Port E Data Direction Register (PEDDR)

Bit	7	6	5	4	3	2	1	0
	PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR	PE0DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PEDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port E. PEDDR cannot be read; if it is, an undefined value will be read.

PEDDR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode.

(a) Modes 4 to 6

When 8-bit bus mode is selected, port E functions as an I/O port. Setting a PEDDR bit to 1 makes the corresponding port E pin an output port, while clearing the bit to 0 makes the pin an input port.

When 16-bit bus mode is selected, the input/output direction settings in PEDDR are ignored, and port E pins automatically function as data input/output pins.

For details of the 8-bit and 16-bit bus modes, see section 7, Bus Controller.

(b) Mode 7

Setting a PEDDR bit to 1 makes the corresponding port E pin an output port, while clearing the bit to 0 makes the pin an input port.

(2) Port E Data Register (PEDR)

Bit	7	6	5	4	3	2	1	0
	PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PEDR is an 8-bit readable/writable register that stores output data for the port E pins (PE7 to PE0).

PEDR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode.

(3) Port E Register (PORTE)

Bit	7	6	5	4	3	2	1	0
	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
Initial value	*	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R	R

Note: * Determined by the state of pins PE7 to PE0.

PORTE is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port E pins (PE7 to PE0) must always be performed on PEDR.

If a port E read is performed while PEDDR bits are set to 1, the PEDR values are read. If a port E read is performed while PEDDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTE contents are determined by the pin states, as PEDDR and PEDR are initialized. PORTE retains its previous state after a manual reset and in software standby mode.

(4) Port E MOS Pull-Up Control Register (PEPCR)

Bit	7	6	5	4	3	2	1	0
	PE7PCR	PE6PCR	PE5PCR	PE4PCR	PE3PCR	PE2PCR	PE1PCR	PE0PCR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PEPCR is an 8-bit readable/writable register that controls the MOS input pull-up function incorporated into port E on a bit-by-bit basis.

PEPCR is valid for port input pins (modes 4 to 6 in 8-bit bus mode, or mode 7).

HITACHI

When a PEDDR bit is cleared to 0 (input port setting), setting the corresponding PEPCR bit to 1 turns on the MOS input pull-up for the corresponding pin.

PEPCR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode.

9.11.3 Pin Functions in Each Mode

(1) Modes 4 to 6

In modes 4 to 6, if 8-bit access space is designated and 8-bit bus mode is selected, port E functions as an I/O port. Setting a PEDDR bit to 1 makes the corresponding port E pin an output port, while clearing the bit to 0 makes the pin an input port.

When 16-bit bus mode is selected, the input/output direction settings in PEDDR are ignored, and port E pins function as data input/output pins.

Port E pin functions in modes 4 to 6 are shown in figure 9-16.




Figure 9-16 Port E Pin Functions (Modes 4 to 6)

(2) Mode 7

In mode 7, port E functions as an I/O port, and input or output can be specified bit by bit. Setting a PEDDR bit to 1 makes the corresponding port E pin an output port, while clearing the bit to 0 makes the pin an input port.

Port E pin functions in mode 7 are shown in figure 9-17.




Figure 9-17 Port E Pin Functions (Mode 7)

9.11.4 MOS Input Pull-Up Function

Port E has a built-in MOS input pull-up function that can be controlled by software. MOS input pull-up can be used in modes 4 to 6 in 8-bit bus mode, or in mode 7, and can be specified as on or off for individual bits.

With the port input pin function (modes 4 to 6 in 8-bit bus mode, or mode 7), when a PEDDR bit is cleared to 0, setting the corresponding PEPCR bit to 1 turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a power-on reset and in hardware standby mode. The previous state is retained after a manual reset and in software standby mode.

Table 9-19 summarizes the MOS input pull-up states.

HITACHI

Table 9-19 MOS Input Pull-Up States (Port E)

Pins	Power-On Reset	Hardware Standby Mode	Manual Reset	Software Standby Mode	In Other Operations
Data input/output (modes 4 to 6 with 16-bit bus), port output (modes 4 to 6 with 8-bit bus, mode 7)	OFF S	OFF	OFF	OFF	OFF
Port input (modes 4 to 6 with 8-bit bus, mode 7)	OFF	OFF	ON/OFF	ON/OFF	ON/OFF
Legend:					

OFF: MOS input pull-up is always off.

ON/OFF: On when PEDDR = 0 and PEPCR = 1; otherwise off.

9.12 Port F

9.12.1 Overview

Port F is an 8-bit I/O port. Port F pins also function as external interrupt input pins ($\overline{IRQ2}$ and $\overline{IRQ3}$), the BUZZ output pin, the A/D trigger input pin (\overline{ADTRG}), bus control signal I/O pins (\overline{AS} , \overline{RD} , \overline{HWR} , \overline{LWR} , \overline{WAIT} , \overline{BREQ} , and \overline{BACK}), and the system clock (\emptyset) output pin.

The interrupt input pins ($\overline{IRQ2}$ and $\overline{IRQ3}$) are Schmitt-triggered inputs.

Figure 9-18 shows the port F pin configuration.




Figure 9-18 Port F Pin Functions

9.12.2 Register Configuration

Table 9-20 shows the port F register configuration.

Table 9-20 Port F Registers

Name	Abbreviation	R/W	Initial Value	Address*1
Port F data direction register	PFDDR	W	H'80/H'00* ²	H'FE3E
Port F data register	PFDR	R/W	H'00	H'FF0E
Port F register	PORTF	R	Undefined	H'FFBE

Notes: 1. Lower 16 bits of the address.

2. Initial value depends on the mode.

(1) Port F Data Direction Register (PFDDR)

Bit	7	6	5	4	3	2	1	0
	PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	PF1DDR	PF0DDR
Modes 4 to 6								
Initial value	1	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
Mode 7								
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PFDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port F. PFDDR cannot be read; if it is, an undefined value will be read..

PFDDR is initialized to H'80 (modes 4 to 6) or H'00 (mode 7) by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode. The OPE bit in SBYCR is used to select whether the bus control output pins retain their output state or become high-impedance when a transition is made to software standby mode.

(a) Modes 4 to 6

Pin PF7 functions as the ø output pin when the corresponding PFDDR bit is set to 1, and as an input port when the bit is cleared to 0.

The input/output direction specification in PFDDR is ignored for pins PF6 to PF3, which are automatically designated as bus control outputs (\overline{AS} , \overline{RD} , \overline{HWR} , and \overline{LWR}).

Pins PF2 to PF0 are made bus control input/output pins (\overline{WAIT} , \overline{BACK} , and \overline{BREQ}) by bus controller settings. Otherwise, setting a PFDDR bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.

278

(b) Mode 7

Setting a PFDDR bit to 1 makes the corresponding port F pin PF6 to PF0 an output port, or in the case of pin PF7, the ø output pin. Clearing the bit to 0 makes the pin an input port.

(2) Port F Data Register (PFDR)

Bit	7	6	5	4	3	2	1	0
	PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR	PF0DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

PFDR is an 8-bit readable/writable register that stores output data for the port F pins (PF7 to PF0).

PFDR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode.

(3) Port F Register (PORTF)

Bit	7	6	5	4	3	2	1	0
	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
Initial value	*	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R	R

Note: * Determined by the state of pins PF7 to PF0.

PORTF is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port F pins (PF7 to PF0) must always be performed on PFDR.

If a port F read is performed while PFDDR bits are set to 1, the PFDR values are read. If a port F read is performed while PFDDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTF contents are determined by the pin states, as PFDDR and PFDR are initialized. PORTF retains its previous state after a manual reset and in software standby mode.

9.12.3 Pin Functions

Port F pins also function as external interrupt input pins ($\overline{IRQ2}$ and $\overline{IRQ3}$), the BUZZ output pin, the A/D trigger input pin (\overline{ADTRG}), bus control signal I/O pins (\overline{AS} , \overline{RD} , \overline{HWR} , \overline{LWR} , \overline{WAIT} , \overline{BREQ} , and \overline{BACK}), and the system clock (\emptyset) output pin. The pin functions differ between modes 4 to 6 and mode 7. Port F pin functions are shown in table 9-21.

HITACHI

Table 9-21Port F Pin Functions

Pin	Pin Functions and	n Functions and Selection Method										
PF7/ø	The pin function is	switched as s	hown below a	accordin	g to b	it PF7DDR.						
	PF7DDR		0		1							
	Pin function	Р	F7 input		ø output							
PF6/AS	The pin function is switched as shown below according to the operating mode and bit PF6DDR.											
	Operating mode	Мо	des 4 to 6			Mode	7					
	PF6DDR					0	1					
	Pin function	Ā	S output		PF	6 input	PF6 output					
PF5/RD	The pin function is PF5DDR.	switched as s	hown below a	accordin	g to tł	ne operating i	mode and bit					
	Operating mode	Мо	des 4 to 6			Mode	7					
	PF5DDR		_			0	1					
	Pin function	RD output			PF5 input		PF5 output					
	The pin function is PF4DDR. Operating mode						7					
	PF4DDR		_	0		0	1					
	Pin function	HV	VR output	PF4 input			PF4 output					
PF3/LWR/ ADTRG/	The pin function is mode, A/D convert						mode, the bu					
RQ3	Operating mode		Modes 4 to 6	6		Мо	de 7					
	Bus mode	16-bit bus mode	8-bit bu	us mode		-	_					
	PF3DDR		0	1		0	1					
	Pin function	LWR output	PF3 input	PF3 ou	utput	PF3 input	PF3 output					
				Ā	DTRO	a input*1						
				Ī	RQ3	input* ²						
	Notes: 1. ADTR	G input when	TRGS0 = TR	GS1 = 1								
		used as an ex er function.				o not use as a	an I/O pin for					

Table 9-21 Port F Pin Functions (cont)

Pin	Pin Functions and Selection Method									
PF2/WAIT	The pin function is WAITE, and bit PF		witched as shown below according to the operating mode, bit DDR.							
	Operating mode	Modes 4 to 6 Mode 7								
	WAITE	(0	1	—					
	PF2DDR	0	1		0	1				
	Pin function	PF2 input PF2 output WAIT input PF2 input PF2 output								

PF1/BACK/ The pin function is switched as shown below according to the operating mode, bit

BUZZ BRLE, bit BUZZE in PFCR, and bit PF1DDR.

Operating mode	Modes 4 to 6				Mode 7			
BRLE	0 1 —							
BUZZE	0 1			0		1		
PF1DDR	0	1	_		0	1	—	
Pin function	PF1 input	PF1 output	BUZZ output	BACK output	PF1 input	PF1 output	BUZZ output	

PF0/BREQ/ The pin function is switched as shown below according to the operating mode, bit IRQ2 BRLE, and bit PF0DDR.

Operating mode		Modes 4 to 6		Мо	de 7
BRLE	0 1 —		_		
PF0DDR	0	1	1 —		1
Pin function	PF0 input	PF0 output	0 output BREQ input		PF0 output
		·	IRQ2 input*		

Note: * When used as an external interrupt input pin, do not use as an I/O pin for another function.

HITACHI

9.13 Port G

9.13.1 Overview

Port G is a 5-bit I/O port. Port G pins also function as external interrupt input pins ($\overline{IRQ6}$ and $\overline{IRQ7}$) and bus control signal output pins ($\overline{CS0}$ to $\overline{CS3}$).

The interrupt input pins ($\overline{IRQ6}$ and $\overline{IRQ7}$) are Schmitt-triggered inputs.

Figure 9-19 shows the port G pin configuration.




Figure 9-19 Port G Pin Functions

9.13.2 Register Configuration

Table 9-25 shows the port G register configuration.

Table 9-25 Port G Registers

Name	Abbreviation	R/W	Initial Value* ²	Address*1
Port G data direction register	PGDDR	W	H'10/H'00* ³	H'FE3F
Port G data register	PGDR	R/W	H'00	H'FF0F
Port G register	PORTG	R	Undefined	H'FFBF

Notes: 1. Lower 16 bits of the address.

2. Value of bits 4 to 0.

3. Initial value depends on the mode.

(1) Port G Data Direction Register (PGDDR)

Bit	7	6	5	4	3	2	1	0
		—	—	PG4DDR	PG3DDR	PG2DDR	PG1DDR	PG0DDR
Modes 4 and 5								
Initial value	Undefined	Undefined	Undefined	1	0	0	0	0
Read/Write	_	—	—	W	W	W	W	W
Modes 6 and 7								
Initial value	Undefined	Undefined	Undefined	0	0	0	0	0
Read/Write	—	—	—	W	W	W	W	W

PGDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port G. PGDDR cannot be read. Also, bits 7 to 5 are reserved, and will return an undefined value if read.

Bit PG4DDR is initialized to 1 (modes 4 and 5) or 0 (modes 6 and 7) by a power-on reset and in hardware standby mode. PGDDR retains its previous state after a manual reset and in software standby mode. The OPE bit in SBYCR is used to select whether the bus control output pins retain their output state or become high-impedance when a transition is made to software standby mode.

(a) Modes 4 to 6

Pins PG4 to PG1 function as bus control signal output pins ($\overline{CS0}$ to $\overline{CS3}$) when the corresponding PGDDR bits are set to 1, and as input ports when the bits are cleared to 0. Pin PG0 functions as an output port when the corresponding PGDDR bit is set to 1, and as an input port when the bit is cleared to 0.

HITACHI

(b) Mode 7

Setting a PGDDR bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.

(2) Port G Data Register (PGDR)

Bit	7	6	5	4	3	2	1	0
	—	—	—	PG4DR	PG3DR	PG2DR	PG1DR	PG0DR
Initial value	Undefined	Undefined	Undefined	0	0	0	0	0
Read/Write	_	_	_	R/W	R/W	R/W	R/W	R/W

PGDR is an 8-bit readable/writable register that stores output data for the port G pins (PG4 to PG0).

Bits 7 to 5 are reserved; these bits cannot be modified and will return an undefined value if read.

PGDR is initialized to H'00 (bits 4 to 0) by a power-on reset and in hardware standby mode. It retains its previous state after a manual reset and in software standby mode.

(3) Port G Register (PORTG)

Bit	7	6	5	4	3	2	1	0	_
	—	_	—	PG4	PG3	PG2	PG1	PG0	
Initial value	Undefined	Undefined	Undefined	*	*	*	*	*	-
Read/Write	—	_	_	R	R	R	R	R	

Note: * Determined by the state of pins PG4 to PG0.

PORTG is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of output data for the port G pins (PG4 to PG0) must always be performed on PGDR.

Bits 7 to 5 are reserved; these bits cannot be modified and will return an undefined value if read.

If a port G read is performed while PGDDR bits are set to 1, the PGDR values are read. If a port G read is performed while PGDDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTG contents are determined by the pin states, as PGDDR and PGDR are initialized. PORTG retains its previous state after a manual reset and in software standby mode.

284

9.13.3 Pin Functions

Port G pins also function as external interrupt input pins ($\overline{IRQ6}$ and $\overline{IRQ7}$) and bus control signal output pins ($\overline{CS0}$ to $\overline{CS3}$). The pin functions differ between modes 4 to 6 and mode 7. Port G pin functions are shown in table 9-22.

Table 9-22Port G Pin Functions

Pin Functions and Selection Method							
itched as shown below according to the operating mode and bit							
Mode 7							
1							
ut PG4 output							

PG3/CS1 The pin function is switched as shown below according to the operating mode and bit PG3DDR.

Operating mode	Modes	s 4 to 6	Mode 7			
PG3DDR	0 1		0 1			
Pin function	PG3 input	CS1 output	PG3 input	PG3 output		

PG2/CS2 The pin function is switched as shown below according to the operating mode and bit PG2DDR.

Operating mode	Modes	s 4 to 6	Mode 7			
PG2DDR	0	1	0 1			
Pin function	PG2 input	CS2 output	PG2 input	PG2 output		

PG1/CS3/ The pin function is switched as shown below according to the operating mode and bit IRQ7 PG1DDR.

0 1	CS3	0	R	PG1DDR	
		0 1 0			
PG1 input PG1 outp	tion	Pin function			
input*					
	upt in	external into	Vhen used as a nother function	Note: * When used	

HITACHI

Table 9-22Port G Pin Functions

Pin	Pin Functions and Selection Method								
PG0/IRQ6	The pin function is switched as shown below according to bit PG0DDR.								
	PG0DDR	0	1						
	Pin function	PG0 input	PG0 output						
		input*							
	Note: * When used as another functi	as an external interrupt input pin, do not use as an I/O pin for							

Section 10 16-Bit Timer Pulse Unit (TPU)

10.1 Overview

The H8S/2237 Series and H8S/2227 Series have an on-chip 16-bit timer pulse unit (TPU) that comprises six 16-bit timer channels.

10.1.1 Features

- H8S/2237 Series: 6 channels (channels 0, 1, 2, 3, 4, 5) H8S/2227 Series: 3 channels (channels 0, 1, 2)
- Pulse input/output capability H8S/2237 Series: Max. 16 outputs H8S/2227 Series: Max. 8 outputs
 - A total of 16 timer general registers (TGRs) are provided (four each for channels 0 and 3, and two each for channels 1, 2, 4, and 5), each of which can be set independently as an output compare/input capture register
 - TGRC and TGRD for channels 0 and 3 can also be used as buffer registers
- Selection of 8 counter input clocks for each channel
- The following operations can be set for each channel:
 - Waveform output at compare match: Selection of 0, 1, or toggle output
 - Input capture function: Selection of rising edge, falling edge, or both edge detection
 - Counter clear operation: Counter clearing possible by compare match or input capture
 - Synchronous operation: Multiple timer counters (TCNT) can be written to simultaneously Simultaneous clearing by compare match and input capture possible
 Register simultaneous input/output possible by counter synchronous operation
 - PWM mode: Any PWM output duty can be set
 Maximum of 15-phase PWM output possible by combination with synchronous operation
- Buffer operation settable for channels 0 and 3
 - Input capture register double-buffering possible
 - Automatic rewriting of output compare register possible
- Phase counting mode settable independently for each of channels 1, 2, 4, and 5
 - Two-phase encoder pulse up/down-count possible

HITACHI

- Cascaded operation (H8S/2237 Series only)
 - Channel 2 (channel 5) input clock operates as 32-bit counter by setting channel 1 (channel 4) overflow/underflow
- Fast access via internal 16-bit bus
 - Fast access is possible via a 16-bit bus interface
- 26 interrupt sources
 - For channels 0 and 3, four compare match/input capture dual-function interrupts and one overflow interrupt can be requested independently
 - For channels 1, 2, 4, and 5, two compare match/input capture dual-function interrupts, one overflow interrupt, and one underflow interrupt can be requested independently
- Automatic transfer of register data
 - Block transfer, 1-word data transfer, and 1-byte data transfer possible by data transfer controller (DTC) activation
- A/D converter conversion start trigger can be generated
 - Channel 0 to 5 compare match A/input capture A signals can be used as A/D converter conversion start trigger
- Module stop mode can be set
 - As the initial setting, TPU operation is halted. Register access is enabled by exiting module stop mode.

Table 10-1 lists the functions of the TPU.

288

Item		Channel 0	Channel 1	Channel 2	Channel 3 ³	* Channel 4	* Channel 5*
Count cloo	ck	ø/1 ø/4 ø/64 TCLKA TCLKB TCLKC TCLKD	ø/1 ø/4 ø/16 ø/64 ø/256 TCLKA TCLKB	Ø/1 Ø/4 Ø/16 Ø/64 Ø/1024 TCLKA TCLKB TCLKC	ø/1 ø/4 ø/16 ø/64 ø/256 ø/1024 ø/4096 TCLKA	ø/1 ø/4 ø/16 ø/64 ø/1024 TCLKA TCLKC	Ø/1 Ø/4 Ø/16 Ø/64 Ø/256 TCLKA TCLKC TCLKD
General re	egisters	TGR0A TGR0B	TGR1A TGR1B	TGR2A TGR2B	TGR3A TGR3B	TGR4A TGR4B	TGR5A TGR5B
General re buffer regi		TGR0C TGR0D	_	_	TGR3C TGR3D	_	_
I/O pins		TIOCA0 TIOCB0 TIOCC0 TIOCD0	TIOCA1 TIOCB1	TIOCA2 TIOCB2	TIOCA3 TIOCB3 TIOCC3 TIOCD3	TIOCA4 TIOCB4	TIOCA5 TIOCB5
Counter cl function	ear	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
Compare	0 output	0	0	0	0	0	0
match	1 output	0	0	0	0	0	0
output	Toggle output	0	0	0	0	0	0
Input capt function	ure	0	0	0	0	0	0
Synchrono operation	DUS	0	0	0	0	0	0
PWM mod	le	0	0	0	0	0	0
Phase cou mode	unting	_	0	0	_	0	0
Buffer ope	eration	0	_	_	0	_	_

Table 10-1TPU Functions

Legend

 \bigcirc : Possible

— : Not possible

Note: * Applies to the H8S/2237 Series only.

HITACHI

ltem	Channel 0	Channel 1	Channel 2	Channel 3*	Channel 4*	Channel 5*
DTC activation	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
A/D converter trigger	TGR0A compare match or input capture	TGR1A compare match or input capture	TGR2A compare match or input capture	TGR3A compare match or input capture	TGR4A compare match or input capture	TGR5A compare match or input capture
Interrupt	5 sources	4 sources	4 sources	5 sources	4 sources	4 sources
sources	Compare match or input capture 0A	 Compare match or input capture 1A 	Compare match or e input capture 2A	natch or match or nput input		Compare match or input capture 5A
	Compare match or input capture 0B	Compare match or input capture 1B	Compare match or input capture 2B	Compare match or input capture 3B	Compare match or input capture 4B	Compare match or input capture 5B
	Compare	Overflow	Overflow	Compare	 Overflow 	 Overflow
	match or input capture 0C	Underflow	Underflow	match or input capture 3C	Underflow	Underflow
	Compare match or input capture 0D			Compare match or input capture 3D	e	
	Overflow			Overflow		

Table 10-1 TPU Functions (cont)

Legend

— : Not possible

HITACHI

10.1.2 Block Diagram

Figure 10-1 shows a block diagram of the TPU.




Figure 10-1 Block Diagram of H8S/2237 Series TPU

HITACHI




Figure 10-2 Block Diagram of H8S/2227 Series TPU

HITACHI

10.1.3 Pin Configuration

Table 10-2 summarizes the TPU pins.

Table 10-2 TPU Pins

Channel	Name	Symbol	I/O	Function
All	Clock input A	TCLKA	Input	External clock A input pin (Channel 1 and 5 phase counting mode A phase input)
	Clock input B	TCLKB	Input	External clock B input pin (Channel 1 and 5 phase counting mode B phase input)
	Clock input C	TCLKC	Input	External clock C input pin (Channel 2 and 4 phase counting mode A phase input)
	Clock input D	TCLKD	Input	External clock D input pin (Channel 2 and 4 phase counting mode B phase input)
0	Input capture/out compare match A0	TIOCA0	I/O	TGR0A input capture input/output compare output/PWM output pin
	Input capture/out compare match B0	TIOCB0	I/O	TGR0B input capture input/output compare output/PWM output pin
	Input capture/out compare match C0	TIOCC0	I/O	TGR0C input capture input/output compare output/PWM output pin
	Input capture/out compare match D0	TIOCD0	I/O	TGR0D input capture input/output compare output/PWM output pin
1	Input capture/out compare match A1	TIOCA1	I/O	TGR1A input capture input/output compare output/PWM output pin
	Input capture/out compare match B1	TIOCB1	I/O	TGR1B input capture input/output compare output/PWM output pin
2	Input capture/out compare match A2	TIOCA2	I/O	TGR2A input capture input/output compare output/PWM output pin
	Input capture/out compare match B2	TIOCB2	I/O	TGR2B input capture input/output compare output/PWM output pin

HITACHI

Table 10-2TPU Pins (cont)

Channel	Name	Symbol	I/O	Function
3*	Input capture/out compare match A3	TIOCA3	I/O	TGR3A input capture input/output compare output/PWM output pin
	Input capture/out compare match B3	TIOCB3	I/O	TGR3B input capture input/output compare output/PWM output pin
	Input capture/out compare match C3	TIOCC3	I/O	TGR3C input capture input/output compare output/PWM output pin
	Input capture/out compare match D3	TIOCD3	I/O	TGR3D input capture input/output compare output/PWM output pin
4*	Input capture/out compare match A4	TIOCA4	I/O	TGR4A input capture input/output compare output/PWM output pin
	Input capture/out compare match B4	TIOCB4	I/O	TGR4B input capture input/output compare output/PWM output pin
5*	Input capture/out compare match A5	TIOCA5	I/O	TGR5A input capture input/output compare output/PWM output pin
	Input capture/out compare match B5	TIOCB5	I/O	TGR5B input capture input/output compare output/PWM output pin

Note: * Applies to the H8S/2237 Series only.

294

10.1.4 Register Configuration

Table 10-3 summarizes the TPU registers.

Table 10-3 TPU Registers

Channel	Name	Abbreviation	R/W	Initial Value	Address *1
0	Timer control register 0	TCR0	R/W	H'00	H'FF10
	Timer mode register 0	TMDR0	R/W	H'C0	H'FF11
	Timer I/O control register 0H	TIOR0H	R/W	H'00	H'FF12
	Timer I/O control register 0L	TIOR0L	R/W	H'00	H'FF13
	Timer interrupt enable register 0	TIER0	R/W	H'40	H'FF14
	Timer status register 0	TSR0	R/(W)*2	H'C0	H'FF15
	Timer counter 0	TCNT0	R/W	H'0000	H'FF16
	Timer general register 0A	TGR0A	R/W	H'FFFF	H'FF18
	Timer general register 0B	TGR0B	R/W	H'FFFF	H'FF1A
	Timer general register 0C	TGR0C	R/W	H'FFFF	H'FF1C
	Timer general register 0D	TGR0D	R/W	H'FFFF	H'FF1E
1	Timer control register 1	TCR1	R/W	H'00	H'FF20
	Timer mode register 1	TMDR1	R/W	H'C0	H'FF21
	Timer I/O control register 1	TIOR1	R/W	H'00	H'FF22
	Timer interrupt enable register 1	TIER1	R/W	H'40	H'FF24
	Timer status register 1	TSR1	R/(W) *2	H'C0	H'FF25
	Timer counter 1	TCNT1	R/W	H'0000	H'FF26
	Timer general register 1A	TGR1A	R/W	H'FFFF	H'FF28
	Timer general register 1B	TGR1B	R/W	H'FFFF	H'FF2A
2	Timer control register 2	TCR2	R/W	H'00	H'FF30
	Timer mode register 2	TMDR2	R/W	H'C0	H'FF31
	Timer I/O control register 2	TIOR2	R/W	H'00	H'FF32
	Timer interrupt enable register 2	TIER2	R/W	H'40	H'FF34
	Timer status register 2	TSR2	R/(W) *2	H'C0	H'FF35
	Timer counter 2	TCNT2	R/W	H'0000	H'FF36
	Timer general register 2A	TGR2A	R/W	H'FFFF	H'FF38
	Timer general register 2B	TGR2B	R/W	H'FFFF	H'FF3A

HITACHI

Table 10-3 TPU Registers (cont)

Channel	Name	Abbreviation	R/W	Initial Value	Address*1
3* ³	Timer control register 3	TCR3	R/W	H'00	H'FE80
	Timer mode register 3	TMDR3	R/W	H'C0	H'FE81
	Timer I/O control register 3H	TIOR3H	R/W	H'00	H'FE82
	Timer I/O control register 3L	TIOR3L	R/W	H'00	H'FE83
	Timer interrupt enable register 3	TIER3	R/W	H'40	H'FE84
	Timer status register 3	TSR3	R/(W)*2	H'C0	H'FE85
	Timer counter 3	TCNT3	R/W	H'0000	H'FE86
	Timer general register 3A	TGR3A	R/W	H'FFFF	H'FE88
	Timer general register 3B	TGR3B	R/W	H'FFFF	H'FE8A
	Timer general register 3C	TGR3C	R/W	H'FFFF	H'FE8C
	Timer general register 3D	TGR3D	R/W	H'FFFF	H'FE8E
4* ³	Timer control register 4	TCR4	R/W	H'00	H'FE90
	Timer mode register 4	TMDR4	R/W	H'C0	H'FE91
	Timer I/O control register 4	TIOR4	R/W	H'00	H'FE92
	Timer interrupt enable register 4	TIER4	R/W	H'40	H'FE94
	Timer status register 4	TSR4	R/(W) *2	H'C0	H'FE95
	Timer counter 4	TCNT4	R/W	H'0000	H'FE96
	Timer general register 4A	TGR4A	R/W	H'FFFF	H'FE98
	Timer general register 4B	TGR4B	R/W	H'FFFF	H'FE9A
5* ³	Timer control register 5	TCR5	R/W	H'00	H'FEA0
	Timer mode register 5	TMDR5	R/W	H'C0	H'FEA1
	Timer I/O control register 5	TIOR5	R/W	H'00	H'FEA2
	Timer interrupt enable register 5	TIER5	R/W	H'40	H'FEA4
	Timer status register 5	TSR5	R/(W) *2	H'C0	H'FEA5
	Timer counter 5	TCNT5	R/W	H'0000	H'FEA6
	Timer general register 5A	TGR5A	R/W	H'FFFF	H'FEA8
	Timer general register 5B	TGR5B	R/W	H'FFFF	H'FEAA
All	Timer start register	TSTR	R/W	H'00	H'FFC0
	Timer synchro register	TSYR	R/W	H'00	H'FFC1
	Module stop control register A	MSTPCRA	R/W	H'3F	H'FDE8

Notes: 1. Lower 16 bits of the address.

2. Can only be written with 0 for flag clearing.

3. Applies to the H8S/2237 Series only.

296

10.2 Register Descriptions

10.2.1 Timer Control Register (TCR)

Channel 0: TCR0

Channel 3: TCR3*

Bit :	7	6	5	4	3	2	1	0
	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
Initial value:	0	0	0	0	0	0	0	0
R/W :	R/W							

Channel 1: TCR1 Channel 2: TCR2 Channel 4: TCR4* Channel 5: TCR5*

Bit	: 7		6	5	4	3	2	1	0
	_		CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	_	R/W						
Note: * Applies to the H8S/2237 Series only.									

The TCR registers are 8-bit registers that control the TCNT channels. The TPU has six TCR registers, one for each of channels 0 to 5. The TCR registers are initialized to H'00 by a reset, and in hardware standby mode.

HITACHI

	Bit 7	Bit 6	Bit 5					
Channel	CCLR2	CCLR1	CCLR0	 Description				
0, 3	0	0	0	TCNT clearing disabled (Initial value)				
			1	TCNT cleared by TGRA compare match/input capture				
		1	0	TCNT cleared by TGRB compare match/input capture				
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation * ¹				
	1	0	0	TCNT clearing disabled				
			1	TCNT cleared by TGRC compare match/input capture * ²				
		1	0	TCNT cleared by TGRD compare match/input capture * ²				
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation * ¹				

Bits 7, 6, 5-Counter Clear 2, 1, and 0 (CCLR2, CCLR1, CCLR0): These bits select the	<u>,</u>
TCNT counter clearing source.	

	Bit 7	Bit 6	Bit 5	
Channel	Reserve	d* ³ CCLR1	CCLR0	Description
1, 2, 4, 5	0	0	0	TCNT clearing disabled (Initial value)
			1	TCNT cleared by TGRA compare match/input capture
		1	0	TCNT cleared by TGRB compare match/input capture
_			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation * ¹

Notes: 1. Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.

3. Bit 7 is reserved in channels 1, 2, 4, and 5. It is always read as 0 and cannot be modified.

Bits 4 and 3—Clock Edge 1 and 0 (CKEG1, CKEG0): These bits select the input clock edge. When the input clock is counted using both edges, the input clock period is halved (e.g. $\phi/4$ both edges = $\phi/2$ rising edge). If phase counting mode is used on channels 1, 2, 4, and 5, this setting is ignored and the phase counting mode setting has priority.

Bit 3							
CKEG0	 Description						
0	Count at rising edge	(Initial value)					
1	Count at falling edge						
_	Count at both edges						
	0 1 —	0 Count at rising edge 1 Count at falling edge					

Note: Internal clock edge selection is valid when the input clock is Ø/4 or slower. This setting is ignored if the input clock is Ø/1, or when overflow/underflow of another channel is selected.

Bits 2, 1, and 0—Time Prescaler 2, 1, and 0 (TPSC2 to TPSC0): These bits select the TCNT counter clock. The clock source can be selected independently for each channel. Table 10-4 shows the clock sources that can be set for each channel.

Table 10-4 TPU Clock Sources

				Intern	al Cloc	:k			Extern	al Clock		Overflow/ Underflow _on Another
Channel	ø/1	ø/4	ø/16	ø/64	ø/256	ø/1024	ø/4096	TCLKA	TCLKB	TCLKC	TCLKD	Channel
0	0	0	0	0				0	0	0	0	
1	0	0	0	0	0			0	0			0
2	0	0	0	0		0		0	0	0		
3	0	0	0	0	0	0	0	0				
4	0	0	0	0		0		0		0		0
5	0	0	0	0	0			0		0	0	

Legend

○ : Setting

Blank : No setting

HITACHI

	Bit 2	Bit 1	Bit 0	
Channel	TPSC2	TPSC1	TPSC0	Description
0	0	0	0	Internal clock: counts on ø/1 (Initial value)
			1	Internal clock: counts on ø/4
		1	0	Internal clock: counts on ø/16
			1	Internal clock: counts on ø/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	External clock: counts on TCLKC pin input
			1	External clock: counts on TCLKD pin input

	Bit 2	Bit 1	Bit 0	
Channel	TPSC2	TPSC1	TPSC0	Description
1	0	0	0	Internal clock: counts on ø/1 (Initial value)
			1	Internal clock: counts on ø/4
		1	0	Internal clock: counts on ø/16
			1	Internal clock: counts on ø/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	Internal clock: counts on ø/256
			1	Counts on TCNT2 overflow/underflow (Setting prohibited on H8S/2227 Series)

Note: This setting is ignored when channel 1 is in phase counting mode.

	Bit 2	Bit 1	Bit 0	
Channel	TPSC2	TPSC1	TPSC0	Description
2	0	0	0	Internal clock: counts on ø/1 (Initial value)
			1	Internal clock: counts on ø/4
		1	0	Internal clock: counts on ø/16
			1	Internal clock: counts on ø/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	External clock: counts on TCLKC pin input
			1	Internal clock: counts on ø/1024

Note: This setting is ignored when channel 2 is in phase counting mode.

300

	Bit 2	Bit 1	Bit 0				
Channel	TPSC2	TPSC1	TPSC0	Description			
3*	0	0	0	Internal clock: counts on ø/1 (Initial value)			
1			1	Internal clock: counts on ø/4			
		0	Internal clock: counts on ø/16				
			1	Internal clock: counts on ø/64			
	1	0	0	External clock: counts on TCLKA pin input			
			1	Internal clock: counts on ø/1024			
		1	0	Internal clock: counts on ø/256			
			1	Internal clock: counts on ø/4096			

Note: * Applies to the H8S/2237 Series only.

	Bit 2	Bit 1	Bit 0	
Channel	TPSC2	TPSC1	TPSC0	Description
4*	0	0	0	Internal clock: counts on ø/1 (Initial value)
			1	Internal clock: counts on ø/4
		1	0	Internal clock: counts on ø/16
			1	Internal clock: counts on ø/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKC pin input
1 0		0	Internal clock: counts on ø/1024	
			1	Counts on TCNT5 overflow/underflow

Note: * This setting is ignored when channel 4 is in phase counting mode.

Applies to the H8S/2237 Series only.

	Bit 2	Bit 1	Bit 0	
Channel	TPSC2	TPSC1	TPSC0	Description
5*	0	0	0	Internal clock: counts on ø/1 (Initial value)
			1	Internal clock: counts on ø/4
		1	0	Internal clock: counts on ø/16
			1	Internal clock: counts on ø/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKC pin input
1 0 Internal cl		Internal clock: counts on ø/256		
			1	External clock: counts on TCLKD pin input

Note: * This setting is ignored when channel 5 is in phase counting mode. Applies to the H8S/2237 Series only.

HITACHI

10.2.2 Timer Mode Register (TMDR)

Channel 0: TMDR0 Channel 3: TMDR3*

Bit :	7	6	5	4	3	2	1	0			
	-	· _	BFB	BFA	MD3	MD2	MD1	MD0			
Initial value :	1	1	0	0	0	0	0	0			
R/W :		·	R/W	R/W	R/W	R/W	R/W	R/W			
Channel 1: TN	Channel 1: TMDR1										
Channel 2: TM	IDR2										
Channel 4: TM	IDR4*										
Channel 5: TM	IDR5*										
Bit :	7	6	5	4	3	2	1	0			
					MD3	MD2	MD1	MD0			
Initial value :	1	1	0	0	0	0	0	0			
R/W :		·	—	—	R/W	R/W	R/W	R/W			

Note: * Applies to the H8S/2237 Series only.

The TMDR registers are 8-bit readable/writable registers that are used to set the operating mode for each channel. The TPU has six TMDR registers, one for each channel. The TMDR registers are initialized to H'C0 by a reset, and in hardware standby mode.

Bits 7 and 6—Reserved: Read-only bits, always read as 1.

Bit 5—Buffer Operation B (BFB): Specifies whether TGRB is to operate in the normal way, or TGRB and TGRD are to be used together for buffer operation. When TGRD is used as a buffer register, TGRD input capture/output compare is not generated.

In channels 1, 2, 4, and 5, which have no TGRD, bit 5 is reserved. It is always read as 0 and cannot be modified.

302

Bit 5		
BFB	Description	
0	TGRB operates normally	(Initial value)
1	TGRB and TGRD used together for buffer operation	

Bit 4—Buffer Operation A (BFA): Specifies whether TGRA is to operate in the normal way, or TGRA and TGRC are to be used together for buffer operation. When TGRC is used as a buffer register, TGRC input capture/output compare is not generated.

In channels 1, 2, 4, and 5, which have no TGRC, bit 4 is reserved. It is always read as 0 and cannot be modified.

Bit 4		
BFA	Description	
0	TGRA operates normally	(Initial value)
1	TGRA and TGRC used together for buffer operation	

Bits 3 to 0—Modes 3 to 0 (MD3 to MD0): These bits are used to set the timer operating mode.

Bit 3	Bit 2	Bit 1	Bit 0		
MD3*1	MD2*2	MD1	MD0	 Description	
0	0	0	0	Normal operation	(Initial value)
			1	Reserved	
		1	0	PWM mode 1	
			1	PWM mode 2	
	1	0	0	Phase counting mode 1	
			1	Phase counting mode 2	
		1	0	Phase counting mode 3	
			1	Phase counting mode 4	
1	*	*	*		
-					*- Dault

*: Don't care

Notes: 1. MD3 is a reserved bit. In a write, it should always be written with 0.

2. Phase counting mode cannot be set for channels 0 and 3. In this case, 0 should always be written to MD2.

HITACHI

10.2.3 Timer I/O Control Register (TIOR)

Channel 0: TIOR0H Channel 1: TIOR1 Channel 2: TIOR2 Channel 3: TIOR3H* Channel 4: TIOR4* Channel 5: TIOR5*

Bit :	7	6	5	4	3	2	1	0
	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W							

Channel 0: TIOR0L Channel 3: TIOR3L*

Bit	:	7	6	5	4	3	2	1	0
		IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	R/W							

Note: When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

* Applies to the H8S/2237 Series only.

The TIOR registers are 8-bit registers that control the TGR registers. The TPU has eight TIOR registers, two each for channels 0 and 3, and one each for channels 1, 2, 4, and 5. The TIOR registers are initialized to H'00 by a reset, and in hardware standby mode.

Care is required since TIOR is affected by the TMDR setting. The initial output specified by TIOR is valid when the counter is stopped (the CST bit in TSTR is cleared to 0). Note also that, in PWM mode 2, the output at the point at which the counter is cleared to 0 is specified.

304

Bits 7 to 4— I/O Control B3 to B0 (IOB3 to IOB0) I/O Control D3 to D0 (IOD3 to IOD0):

Bits IOB3 to IOB0 specify the function of TGRB. Bits IOD3 to IOD0 specify the function of TGRD.

	Bit 7	Bit 6	Bit 5	Bit 4					
Channel	IOB3	IOB2	IOB1	IOB0	_ Description				
0	0	0	0	0	TGR0B is	Output disabled	(Initial value)		
				1	output -compare	Initial output is 0 output	0 output at compare match		
			-	0	_register 		1 output at compare match		
				1			Toggle output at compare match		
		1	0	0		Output disabled			
				1		Initial output is 1 output	0 output at compare match		
				0			1 output at compare match		
				1			Toggle output at compare match		
	1 input source	0	0	0	TGR0B is	Capture input	Input capture at rising edge		
		source is TIOCB0 pin	Input capture at falling edge						
			1	*	–capture register	noceo pin	Input capture at both edges		
		1	*	*	_	Capture input source is channel 1/count clock	Input capture at TCNT1 count- up/count-down*1		

Note: 1. When bits TPSC2 to TPSC0 in TCR1 are set to B'000 and ø/1 is used as the TCNT1 count clock, this setting is invalid and input capture is not generated.

HITACHI

	Bit 7	Bit 6	Bit 5	Bit 4			
Channel	IOD3	IOD2	IOD1	IOD0	Descriptio	on	
0	0	0	0	0	TGR0D is	Output disabled	(Initial value)
				1	output	Initial output is 0	0 output at compare match
			1	0	_compare _register* ²	output	1 output at compare match
				1		1	
		1	0	0		Output disabled	
			1	1	_	Initial output is 1 output	0 output at compare match
				0			1 output at compare match
				1	_		Toggle output at compare match
	1	0	0	0	TGR0D is	Capture input	Input capture at rising edge
			1	1	input capture register* ²	source is TIOCD0 pin	Input capture at falling edge
				*			Input capture at both edges
		1	*	*	_	Capture input source is channel 1/count clock	Input capture at TCNT1 count-up/count-down*1

*: Don't care

Notes: 1. When bits TPSC2 to TPSC0 in TCR1 are set to B'000 and ø/1 is used as the TCNT1 count clock, this setting is invalid and input capture is not generated.

2. When the BFB bit in TMDR0 is set to 1 and TGR0D is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

306

	Bit 7	Bit 6	Bit 5	Bit 4			
Channel	IOB3	IOB2	IOB1	IOB0	Descriptio	on	
1	0	0	0	0	TGR1B is	Output disabled	(Initial value)
				1	output compare _register 	Initial output is 0 output	0 output at compare match
			1	0			1 output at compare match
				1			Toggle output at compare match
		1	0	0		Output disabled	
				1		Initial output is 1 output	0 output at compare match
			1	0			1 output at compare match
				1		_	
	1	0	0	0	TGR1B is input -capture register	Capture input source is TIOCB1 pin	Input capture at rising edge
				1			Input capture at falling edge
			1	*			Input capture at both edges
		1	*	*		Capture input source is TGR0C compare match/ input capture	Input capture at generation of TGR0C compare match/input capture

*: Don't care

Channel	IOB3	IOB2	IOB1	IOB0	Descriptio	on	
2 0	0	0	0	0	TGR2B is	Output disabled	(Initial value)
				1	output	Initial output is 0 output	0 output at compare match
			1	0	-compare _register 		1 output at compare match
				1			Toggle output at compare match
			0	0		Output disabled	
				1		Initial output is 1 output	0 output at compare match
		1	1	0			1 output at compare match
				1			Toggle output at compare match
-	1	*	0	0	TGR2B is input	Capture input source is	Input capture at rising edge
			1	1			Input capture at falling edge
				1	*	-capture register	TIOCB2 pin

*: Don't care

HITACHI

			Bit 4			
IOB3	IOB2	IOB1	IOB0	Descriptio	on	
0	0	0	0	TGR3B is	Output disabled	(Initial value)
			1	output	Initial output is 0	0 output at compare match
		1	0	register	output	1 output at compare match
			1	_		Toggle output at compare match
1 0 0 Output disable	Output disabled					
			1	_	Initial output is 1	0 output at compare match
		1	0	_	output	1 output at compare match
			1	_		Toggle output at compare match
1	0	0	0	TGR3B is	Capture input	Input capture at rising edge
			1	input	source is	Input capture at falling edge
		1	*	register	Посворії	Input capture at both edges
	1	*	*	_	Capture input source is channel 4/count clock	Input capture at TCNT4 count-up/count-down*1
	0	0 0	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccc} 0 & 0 & 0 & 0 & TGR3B \text{ is } \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 1 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 & TGR3B \text{ is } \\ \hline 1 & 0 & 0 & 0 & TGR3B \text{ is } \\ \hline 1 & 0 & 0 & 0 & TGR3B \text{ is } \\ \hline 1 & 0 & 0 & 0 & 0 & TGR3B \text{ is } \\ \hline 1 & 0 & 0 & 0 & 0 & TGR3B \text{ is } \\ \hline 1 & 0 & 0 & 0 & 0 & TGR3B \text{ is } \\ \hline 1 & 0 & 0 & 0 & 0 & TGR3B \text{ is } \\ \hline 1 & 0 & 0 & 0 & 0 & TGR3B \text{ is } \\ \hline 1 & 0 & 0 & 0 & 0 & T$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Note: 1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and ø/1 is used as the TCNT4 count clock, this setting is invalid and input capture is not generated.

2. Applies to the H8S/2237 Series only.

308

	Bit 7	Bit 6	Bit 5	Bit 4			
Channel	IOD3	IOD2	IOD1	IOD0	Descriptio	on	
3* ³	0	0	0	0	TGR3D is	Output disabled	(Initial value)
				1	output	Initial output is 0	0 output at compare match
		1 0 register* ² output	output	1 output at compare match			
			1	_		Toggle output at compare match	
		1	0	0	I	Output disabled	
				1		Initial output is 1 output	0 output at compare match
			1	0			1 output at compare match
				1			Toggle output at compare match
	1	0	0	0	TGR3D is	Capture input	Input capture at rising edge
				1	input	source is	Input capture at falling edge
			1	*	-capture register* ²	TIOCD3 pin	Input capture at both edges
		1	*	*	_	Capture input source is channel 4/count clock	Input capture at TCNT4 count-up/count-down*1

*: Don't care

Notes: 1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and ø/1 is used as the TCNT4 count clock, this setting is invalid and input capture is not generated.

2. When the BFB bit in TMDR3 is set to 1 and TGR3D is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

3. Applies to the H8S/2237 Series only.

HITACHI

	Bit 7	Bit 6	Bit 5	Bit 4			
Channel	IOB3	IOB2	IOB1	IOB0	Descriptio	on	
4* ¹	0	0	0	0	TGR4B is	Output disabled	(Initial value)
				1	output	Initial output is 0	0 output at compare match
	1 0 compare output 1 register	output	1 output at compare match				
				1	_ 0		Toggle output at compare match
	1 0 0	0	-	Output disabled			
				1	_	Initial output is 1 output	0 output at compare match
			1	0			1 output at compare match
				1			Toggle output at compare match
	1	0	0	0	TGR4B is	Capture input	Input capture at rising edge
				1	input	source is	Input capture at falling edge
			1	*	capture register	TIOCB4 pin	Input capture at both edges
		1	*	*		Capture input source is TGR3C compare match/ input capture	Input capture at generation of TGR3C compare match/ input capture

*: Don't care

Note: 1. Applies to the H8S/2237 Series only. Bit 7 Bit 6 Bit 5 Bit 4

	Bit 7	Bit 6	Bit 5	Bit 4			
Channel	IOB3	IOB2	IOB1	IOB0	Descriptio	on	
5* ¹	0	0	0	0	TGR5B is	Output disabled	(Initial value)
				1	output	Initial output is 0	0 output at compare match
			1	0	-compare register	output	1 output at compare match
	1 1 0 0 Output disabled		Toggle output at compare match				
		Output disabled					
				1	I Initial output is 1	Initial output is 1	0 output at compare match
			1	0		output	1 output at compare match
	1		Toggle output at compare match				
	1	*	0	0	TGR5B is	Capture input	Input capture at rising edge
				1	input	source is	Input capture at falling edge
			1	*	capture register	TIOCB5 pin	Input capture at both edges
							*: Don't care

Note: 1. Applies to the H8S/2237 Series only.

HITACHI

Bits 3 to 0— I/O Control A3 to A0 (IOA3 to IOA0) I/O Control C3 to C0 (IOC3 to IOC0):

IOA3 to IOA0 specify the function of TGRA. IOC3 to IOC0 specify the function of TGRC.

	Bit 3	Bit 2	Bit 1	Bit 0			
Channel	IOA3	IOA2	IOA1	IOA0	_ Descriptio	on	
0	0	0	0	0	TGR0A is	Output disabled	(Initial value)
				1	output	Initial output is 0	0 output at compare match
			1	0	–compare register	output	1 output at compare match
				1	_		Toggle output at compare match
		1	0	0	_	Output disabled	
				1	_	Initial output is 1	0 output at compare match
			1	0	_	output	1 output at compare match
				1	_		Toggle output at compare match
	1	0	0	0	TGR0A is	Capture input	Input capture at rising edge
				1	input -capture	source is TIOCA0 pin	Input capture at falling edge
			1	*	register		Input capture at both edges
		1	*	*	_	Capture input source is channel 1/ count clock	Input capture at TCNT1 count-up/count-down

HITACHI

	Bit 3	Bit 2	Bit 1	Bit 0			
Channel	IOC3	IOC2	IOC1	IOC0	Descriptio	on	
0	0	0	0	0	TGR0C is	Output disabled	(Initial value)
				1	output	Initial output is 0	0 output at compare match
			1	0	-compare register*1	output	1 output at compare match
				1	_		Toggle output at compare match
		1	0	0	_	Output disabled	
				1	_	Initial output is 1 output	0 output at compare match
			1	0			1 output at compare match
				1			Toggle output at compare match
	1	0	0	0	TGR0C is	Capture input	Input capture at rising edge
				1	input	source is	Input capture at falling edge
			1	*	-capture register*1	TIOCC0 pin	Input capture at both edges
		1	*	*	_	Capture input source is channel 1/count clock	Input capture at TCNT1 count-up/count-down

*: Don't care

Note: 1. When the BFA bit in TMDR0 is set to 1 and TGR0C is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

312

	Bit 3	Bit 2	Bit 1	Bit 0			
Channel	IOA3	IOA2	IOA1	IOA0	Descriptio	on	
1	0	0	0	0	TGR1A is	Output disabled	(Initial value)
		Initial output is 0	0 output at compare match				
			1	0 register	1 output at compare match		
				1	_		Toggle output at compare match
	1 0 0 Output disabled	Output disabled					
				1		Initial output is 1 output	0 output at compare match
			1	0	_		1 output at compare match
				1			Toggle output at compare match
	1	0	0	0	TGR1A is	Capture input	Input capture at rising edge
				1	input -capture	source is TIOCA1 pin	Input capture at falling edge
			1	*	register	noon pin	Input capture at both edges
		1	*	*	_	Capture input source is TGR0A compare match/ input capture	Input capture at generation of channel 0/TGR0A compare match/input capture

*: Don't care

Bit 3 Bit 2 Bit 1 Bit 0	
-------------------------	--

Channel	IOA3	IOA2	IOA1	IOA0	Descriptio	on	
2	0	0	0	0	TGR2A is	Output disabled	(Initial value)
				1	output	Initial output is 0	0 output at compare match
			1	0	–compare register	output	1 output at compare match
				1	Output disabled	Toggle output at compare match	
		1	0	0		Output disabled	
				1	_	Initial output is 1	0 output at compare match
			1	0	_	output	1 output at compare match
			1	_		Toggle output at compare match	
	1	*	0	0	TGR2A is	Capture input	Input capture at rising edge
	1	_input _capture	source is TIOCA2 pin	Input capture at falling edge			
			1	*	register		Input capture at both edges

*: Don't care

HITACHI

	Bit 3	Bit 2	Bit 1	Bit 0					
Channel	IOA3	IOA2	IOA1	IOA0	Descriptio	on			
3 * ¹	0	0	0	0	TGR3A is	Output disabled	(Initial value)		
				1	output	Initial output is 0	0 output at compare match		
		1	0	-compare register	output	1 output at compare match			
				1	_		Toggle output at compare match		
		1	1	1	0	0	_	Output disabled	
				1		Initial output is 1 output	0 output at compare match		
			1	0			1 output at compare match		
				1			Toggle output at compare match		
	1	0	0	0	TGR3A is	Capture input	Input capture at rising edge		
				1	input -capture	source is TIOCA3 pin	Input capture at falling edge		
			1	*	register	HOCAS pill	Input capture at both edges		
		1	1 *	*	*		Capture input source is channel 4/count clock	Input capture at TCNT4 count-up/count-down	

Note: 1. Applies to the H8S/2237 Series only.

*: Don't care

314

	Bit 3	Bit 2	Bit 1	Bit 0			
Channel	IOC3	IOC2	IOC1	IOC0	Descriptio	on	
3 * ²	0	0	0	0	TGR3C is	Output disabled	(Initial value)
				1	output	Initial output is 0	0 output at compare match
			1	0	-compare register*1	output	1 output at compare match
				1	_		Toggle output at compare match
		1	0	0	_	Output disabled	
				1	_	Initial output is 1 output	0 output at compare match
			1	0	_		1 output at compare match
				1	_		Toggle output at compare match
	1	0	0	0	TGR3C is	Capture input	Input capture at rising edge
				1	input -capture	source is TIOCC3 pin	Input capture at falling edge
			1	*	register*1	noces pin	Input capture at both edges
		1	*	*		Capture input source is channel 4/count clock	Input capture at TCNT4 count-up/count-down

*: Don't care

Notes: 1. When the BFA bit in TMDR3 is set to 1 and TGR3C is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

2. Applies to the H8S/2237 Series only.

HITACHI

	Bit 3	Bit 2	Bit 1	Bit 0			
Channel	IOA3	IOA2	IOA1	IOA0	Descriptio	on	
4* ¹	0	0	0	0 TGR4A is	TGR4A is	Output disabled	(Initial value)
				1	output	Initial output is 0	0 output at compare match
			1	0	-compare register	register	1 output at compare match
				1			Toggle output at compare match
	1 0 0	_	Output disabled				
				1	_	Initial output is 1 output	0 output at compare match
			1	0			1 output at compare match
				1			Toggle output at compare match
	1	0	0	0	TGR4A is	Capture input	Input capture at rising edge
				1	input	source is	Input capture at falling edge
			1	*	-capture register	TIOCA4 pin	Input capture at both edges
		1	*	*	_	Capture input source is TGR3A compare match/ input capture	Input capture at generation of TGR3A compare match/input capture

*: Don't care


Note: 1. Applies to the H8S/2237 Series only.


	Bit 3	Bit 2	Bit 1	Bit 0							
Channel	IOA3	IOA2	IOA1	IOA0	Descriptio	on					
5* ¹	0	0	0	0	TGR5A is	Output disabled	(Initial value)				
				1	output	Initial output is 0	0 output at compare match				
			1	0	-compare register	output	1 output at compare match				
		1	1			Toggle output at compare match					
						1	0	0	_	Output disabled	
											1
			1	0	_	output	1 output at compare match				
					1		Toggle output at compare match				
	1	*	0	0	TGR5A is	Capture input	Input capture at rising edge				
				1	input	source is TIOCA5 pin	Input capture at falling edge				
			1	*	-capture register	поскарії	Input capture at both edges				

*: Don't care

Note: 1. Applies to the H8S/2237 Series only. 316

10.2.4 Timer Interrupt Enable Register (TIER)





The TIER registers are 8-bit registers that control enabling or disabling of interrupt requests for each channel. The TPU has six TIER registers, one for each channel. The TIER registers are initialized to H'40 by a reset, and in hardware standby mode.

Bit 7—A/D Conversion Start Request Enable (TTGE): Enables or disables generation of A/D conversion start requests by TGRA input capture/compare match.

Bit 7		
TTGE	Description	
0	A/D conversion start request generation disabled	(Initial value)
1	A/D conversion start request generation enabled	

Bit 6—Reserved: Read-only bit, always read as 1.

Bit 5—Underflow Interrupt Enable (TCIEU): Enables or disables interrupt requests (TCIU) by the TCFU flag when the TCFU flag in TSR is set to 1 in channels 1, 2, 4, and 5.

In channels 0 and 3, bit 5 is reserved. It is always read as 0 and cannot be modified.

Bit 5		
TCIEU	Description	
0	Interrupt requests (TCIU) by TCFU disabled	(Initial value)
1	Interrupt requests (TCIU) by TCFU enabled	

Bit 4—Overflow Interrupt Enable (TCIEV): Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1.

Bit 4

TCIEV	Description	
0	Interrupt requests (TCIV) by TCFV disabled	(Initial value)
1	Interrupt requests (TCIV) by TCFV enabled	

Bit 3—TGR Interrupt Enable D (TGIED): Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0 and 3.

In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified.

Bit 3

TGIED	Description	
0	Interrupt requests (TGID) by TGFD bit disabled	(Initial value)
1	Interrupt requests (TGID) by TGFD bit enabled	

318

Bit 2—TGR Interrupt Enable C (TGIEC): Enables or disables interrupt requests (TGIC) by the TGFC bit when the TGFC bit in TSR is set to 1 in channels 0 and 3.

In channels 1, 2, 4, and 5, bit 2 is reserved. It is always read as 0 and cannot be modified.

Bit 2		
TGIEC	Description	
0	Interrupt requests (TGIC) by TGFC bit disabled	(Initial value)
1	Interrupt requests (TGIC) by TGFC bit enabled	

Bit 1—TGR Interrupt Enable B (TGIEB): Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1.

Bit 1

TGIEB	Description	
0	Interrupt requests (TGIB) by TGFB bit disabled	(Initial value)
1	Interrupt requests (TGIB) by TGFB bit enabled	

Bit 0—TGR Interrupt Enable A (TGIEA): Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1.


Bit 0

TGIEA	Description	
0	Interrupt requests (TGIA) by TGFA bit disabled	(Initial value)
1	Interrupt requests (TGIA) by TGFA bit enabled	

10.2.5 Timer Status Register (TSR)

Channel 0: TSR0

Channel 3: TSR3*1



The TSR registers are 8-bit registers that indicate the status of each channel. The TPU has six TSR registers, one for each channel. The TSR registers are initialized to H'C0 by a reset, and in hardware standby mode.

Bit 7—Count Direction Flag (TCFD): Status flag that shows the direction in which TCNT counts in channels 1, 2, 4, and 5.

In channels 0 and 3, bit 7 is reserved. It is always read as 1 and cannot be modified.

Bit 7		
TCFD	Description	
0	TCNT counts down	
1	TCNT counts up	(Initial value)

Bit 6—Reserved: Read-only bit, always read as 1 and cannot be modified.

Bit 5—Underflow Flag (TCFU): Status flag that indicates that TCNT underflow has occurred when channels 1, 2, 4, and 5 are set to phase counting mode.

In channels 0 and 3, bit 5 is reserved. It is always read as 0 and cannot be modified.

Bit 5		
TCFU	Description	
0	[Clearing condition] When 0 is written to TCFU after reading TCFU = 1	(Initial value)
1	[Setting condition] When the TCNT value underflows (changes from H'0000 to H'FFFF)	

Bit 4—Overflow Flag (TCFV): Status flag that indicates that TCNT overflow has occurred.

Bit 4		
TCFV	Description	
0	[Clearing condition]	(Initial value)
	When 0 is written to TCFV after reading TCFV = 1	
1	[Setting condition]	
	When the TCNT value overflows (changes from H'FFFF to H'0000)	

Bit 3—Input Capture/Output Compare Flag D (TGFD): Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0 and 3.

In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified.

Bit 3	
TGFD	Description
0	[Clearing conditions] (Initial value)
	When DTC is activated by TGID interrupt while DISEL bit of MRB in DTC is 0
	 When 0 is written to TGFD after reading TGFD = 1
1	[Setting conditions]
	• When TCNT = TGRD while TGRD is functioning as output compare register
	• When TCNT value is transferred to TGRD by input capture signal while TGRD is
	functioning as input capture register

Bit 2—Input Capture/Output Compare Flag C (TGFC): Status flag that indicates the occurrence of TGRC input capture or compare match in channels 0 and 3.

Bit 2	
TGFC	Description
0	[Clearing conditions] (Initial value)
	When DTC is activated by TGIC interrupt while DISEL bit of MRB in DTC is 0
	 When 0 is written to TGFC after reading TGFC = 1
1	[Setting conditions]
	 When TCNT = TGRC while TGRC is functioning as output compare register
	When TCNT value is transferred to TGRC by input capture signal while TGRC is
	functioning as input capture register

In channels 1, 2, 4, and 5, bit 2 is reserved. It is always read as 0 and cannot be modified.

Bit 1—Input Capture/Output Compare Flag B (TGFB): Status flag that indicates the occurrence of TGRB input capture or compare match.

Bit 1	
TGFB	 Description
0	[Clearing conditions] (Initial value
	 When DTC is activated by TGIB interrupt while DISEL bit of MRB in DTC is 0
	 When 0 is written to TGFB after reading TGFB = 1
1	[Setting conditions]
	 When TCNT = TGRB while TGRB is functioning as output compare register
	 When TCNT value is transferred to TGRB by input capture signal while TGRB is functioning as input capture register


Bit 0—Input Capture/Output Compare Flag A (TGFA): Status flag that indicates the occurrence of TGRA input capture or compare match.

Bit 0	
TGFA	Description
0	[Clearing conditions] (Initial value)
	When DTC is activated by TGIA interrupt while DISEL bit of MRB in DTC is 0
	 When 0 is written to TGFA after reading TGFA = 1
1	[Setting conditions]
	 When TCNT = TGRA while TGRA is functioning as output compare register
	 When TCNT value is transferred to TGRA by input capture signal while TGRA is functioning as input capture register

322

10.2.6 Timer Counter (TCNT)

Channel 0: TCNT0 (up-counter) Channel 1: TCNT1 (up/down-counter*1) Channel 2: TCNT2 (up/down-counter*1) Channel 3: TCNT3 (up-counter)*2 Channel 4: TCNT4 (up/down-counter*1)*2 Channel 5: TCNT5 (up/down-counter*1)*2



- Notes : 1. These counters can be used as up/down-counters only in phase counting mode or when counting overflow/underflow on another channel. In other cases they function as up-counters.
 - 2. Applies to the H8S/2237 Series only.


The TCNT registers are 16-bit counters. The TPU has six TCNT counters, one for each channel.

The TCNT counters are initialized to H'0000 by a reset, and in hardware standby mode.

The TCNT counters cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit.

HITACHI

10.2.7 Timer General Register (TGR)



The TGR registers are 16-bit registers with a dual function as output compare and input capture registers. The TPU has 16 TGR registers, four each for channels 0 and 3 and two each for channels 1, 2, 4, and 5. TGRC and TGRD for channels 0 and 3 can also be designated for operation as buffer registers*. The TGR registers are initialized to H'FFFF by a reset, and in hardware standby mode.

The TGR registers cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit.

Note: * TGR buffer register combinations are TGRA—TGRC and TGRB—TGRD.

10.2.8 Timer Start Register (TSTR)

Bit	:	7	6	5	4	3	2	1	0
		_	—	CST5	CST4	CST3	CST2	CST1	CST0
Initial val	ue :	0	0	0	0	0	0	0	0
R/W	:	_	_	R/W	R/W	R/W	R/W	R/W	R/W

TSTR is an 8-bit readable/writable register that selects operation/stoppage for channels 0 to 5. TSTR is initialized to H'00 by a reset, and in hardware standby mode.

TCNT counter operation must be halted before setting the operating mode in TMDR, or setting the TCNT count clock in TCR.

Bits 7 and 6—Reserved: Should always be written with 0.

Bits 5 to 0—Counter Start 5 to 0 (CST5 to CST0): These bits select operation or stoppage for TCNT.

Bit n

CSTn	Description	
0	TCNTn count operation is stopped	(Initial value)
1	TCNTn performs count operation	

n = 5 to 0

Note: If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value.

HITACHI

10.2.9 Timer Synchro Register (TSYR)

Bit	:	7	6	5	4	3	2	1	0
		—	—	SYNC5	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0
Initial value	:	0	0	0	0	0	0	0	0
R/W	:	—	_	R/W	R/W	R/W	R/W	R/W	R/W

TSYR is an 8-bit readable/writable register that selects independent operation or synchronous operation for the channel 0 to 4 TCNT counters. A channel performs synchronous operation when the corresponding bit in TSYR is set to 1.

TSYR is initialized to H'00 by a reset, and in hardware standby mode.

Bits 7 and 6—Reserved: Should always be written with 0.

Bits 5 to 0—Timer Synchro 5 to 0 (SYNC5 to SYNC0): These bits select whether operation is independent of or synchronized with other channels.

When synchronous operation is selected, synchronous presetting of multiple channels ^{*1} , and
synchronous clearing through counter clearing on another channel ^{*2} are possible.

Bit n		
SYNCn	 Description	
0	TCNTn operates independently (TCNT presetting/clearing is unrelat	ed to
	other channels)	(Initial value)
1	TCNTn performs synchronous operation	
	TCNT synchronous presetting/synchronous clearing is possible	
		n = 5 to (

Notes: 1. To set synchronous operation, the SYNC bits for at least two channels must be set to 1.

2. To set synchronous clearing, in addition to the SYNC bit , the TCNT clearing source must also be set by means of bits CCLR2 to CCLR0 in TCR.

326

10.2.10 Module Stop Control Register A (MSTPCRA)

Bit	:	7	6	5	4	3	2	1	0
		MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA0
Initial valu	e :	0	0	1	1	1	1	1	1
R/W	:	R/W							

MSTPCRA is a 16-bit readable/writable register that performs module stop mode control.

When the MSTPA5 bit in MSTPCR is set to 1, TPU operation stops at the end of the bus cycle and a transition is made to module stop mode. Registers cannot be read or written to in module stop mode. For details, see section 20.5, Module Stop Mode.

MSTPCRA is initialized to H'3F by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 5—Module Stop (MSTPA5): Specifies the TPU module stop mode.

Bit 5		
MSTPA5	Description	
0	TPU module stop mode cleared	
1	TPU module stop mode set	(Initial value)

10.3 Interface to Bus Master

10.3.1 16-Bit Registers

TCNT and TGR are 16-bit registers. As the data bus to the bus master is 16 bits wide, these registers can be read and written to in 16-bit units.

These registers cannot be read or written to in 8-bit units; 16-bit access must always be used.

An example of 16-bit register access operation is shown in figure 10-3.




Figure 10-3 16-Bit Register Access Operation [Bus Master ↔ TCNT (16 Bits)]

10.3.2 8-Bit Registers

Registers other than TCNT and TGR are 8-bit. As the data bus to the CPU is 16 bits wide, these registers can be read and written to in 16-bit units. They can also be read and written to in 8-bit units.

Examples of 8-bit register access operation are shown in figures 10-4, 10-5, and 10-6.




Figure 10-4 8-Bit Register Access Operation [Bus Master ↔ TCR (Upper 8 Bits)]

328





Figure 10-5 8-Bit Register Access Operation [Bus Master ↔ TMDR (Lower 8 Bits)]



 $Figure \ 10-6 \quad 8-Bit \ Register \ Access \ Operation \ [Bus \ Master \leftrightarrow TCR \ and \ TMDR \ (16 \ Bits)]$

HITACHI

10.4 Operation

10.4.1 Overview

Operation in each mode is outlined below.

Normal Operation: Each channel has a TCNT and TGR register. TCNT performs up-counting, and is also capable of free-running operation, synchronous counting, and external event counting.

Each TGR can be used as an input capture register or output compare register.

Synchronous Operation: When synchronous operation is designated for a channel, TCNT for that channel performs synchronous presetting. That is, when TCNT for a channel designated for synchronous operation is rewritten, the TCNT counters for the other channels are also rewritten at the same time. Synchronous clearing of the TCNT counters is also possible by setting the timer synchronization bits in TSYR for channels designated for synchronous operation.

Buffer Operation

- When TGR is an output compare register When a compare match occurs, the value in the buffer register for the relevant channel is transferred to TGR.
- When TGR is an input capture register When input capture occurs, the value in TCNT is transfer to TGR and the value previously held in TGR is transferred to the buffer register.

Cascaded Operation (H8S/2237 Series only): The channel 1 counter (TCNT1), channel 2 counter (TCNT2), channel 4 counter (TCNT4), and channel 5 counter (TCNT5) can be connected together to operate as a 32-bit counter.

PWM Mode: In this mode, a PWM waveform is output. The output level can be set by means of TIOR. A PWM waveform with a duty of between 0% and 100% can be output, according to the setting of each TGR register.

Phase Counting Mode: In this mode, TCNT is incremented or decremented by detecting the phases of two clocks input from the external clock input pins in channels 1, 2, 4, and 5. When phase counting mode is set, the corresponding TCLK pin functions as the clock pin, and TCNT performs up- or down-counting.

This can be used for two-phase encoder pulse input.

330

10.4.2 Basic Functions

Counter Operation: When one of bits CST0 to CST5 is set to 1 in TSTR, the TCNT counter for the corresponding channel starts counting. TCNT can operate as a free-running counter, periodic counter, and so on.

• Example of count operation setting procedure

Figure 10-7 shows an example of the count operation setting procedure.




Figure 10-7 Example of Counter Operation Setting Procedure

• Free-running count operation and periodic count operation

Immediately after a reset, the TPU's TCNT counters are all designated as free-running counters. When the relevant bit in TSTR is set to 1 the corresponding TCNT counter starts upcount operation as a free-running counter. When TCNT overflows (from H'FFFF to H'0000), the TCFV bit in TSR is set to 1. If the value of the corresponding TCIEV bit in TIER is 1 at this point, the TPU requests an interrupt. After overflow, TCNT starts counting up again from H'0000.




Figure 10-8 illustrates free-running counter operation.

Figure 10-8 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, the TCNT counter for the relevant channel performs periodic count operation. The TGR register for setting the period is designated as an output compare register, and counter clearing by compare match is selected by means of bits CCLR2 to CCLR0 in TCR. After the settings have been made, TCNT starts up-count operation as periodic counter when the corresponding bit in TSTR is set to 1. When the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requests an interrupt. After a compare match, TCNT starts counting up again from H'0000.

332

Figure 10-9 illustrates periodic counter operation.






Figure 10-9 Periodic Counter Operation

Waveform Output by Compare Match: The TPU can perform 0, 1, or toggle output from the corresponding output pin using compare match.

• Example of setting procedure for waveform output by compare match

Figure 10-10 shows an example of the setting procedure for waveform output by compare match.





HITACHI

• Examples of waveform output operation

Figure 10-11 shows an example of 0 output/1 output.

In this example TCNT has been designated as a free-running counter, and settings have been made so that 1 is output by compare match A, and 0 is output by compare match B. When the set level and the pin level coincide, the pin level does not change.




Figure 10-11 Example of 0 Output/1 Output Operation

Figure 10-12 shows an example of toggle output.

In this example TCNT has been designated as a periodic counter (with counter clearing performed by compare match B), and settings have been made so that output is toggled by both compare match A and compare match B.




Figure 10-12 Example of Toggle Output Operation

334

Input Capture Function: The TCNT value can be transferred to TGR on detection of the TIOC pin input edge.

Rising edge, falling edge, or both edges can be selected as the detected edge. For channels 0, 1, 3, and 4, it is also possible to specify another channel's counter input clock or compare match signal as the input capture source.

- Note: When another channel's counter input clock is used as the input capture input for channels 0 and 3, $\emptyset/1$ should not be selected as the counter input clock used for input capture input. Input capture will not be generated if $\emptyset/1$ is selected.
- Example of input capture operation setting procedure Figure 10-13 shows an example of the input capture operation setting procedure.




Figure 10-13 Example of Input Capture Operation Setting Procedure

• Example of input capture operation

Figure 10-14 shows an example of input capture operation.

In this example both rising and falling edges have been selected as the TIOCA pin input capture input edge, falling edge has been selected as the TIOCB pin input capture input edge, and counter clearing by TGRB input capture has been designated for TCNT.




Figure 10-14 Example of Input Capture Operation

10.4.3 Synchronous Operation

In synchronous operation, the values in a number of TCNT counters can be rewritten simultaneously (synchronous presetting). Also, a number of TCNT counters can be cleared simultaneously by making the appropriate setting in TCR (synchronous clearing).

Synchronous operation enables TGR to be incremented with respect to a single time base.

Channels 0 to 5 can all be designated for synchronous operation.

Example of Synchronous Operation Setting Procedure: Figure 10-15 shows an example of the synchronous operation setting procedure.





Figure 10-15 Example of Synchronous Operation Setting Procedure

HITACHI

Example of Synchronous Operation: Figure 10-16 shows an example of synchronous operation.

In this example, synchronous operation and PWM mode 1 have been designated for channels 0 to 2, TGR0B compare match has been set as the channel 0 counter clearing source, and synchronous clearing has been set for the channel 1 and 2 counter clearing source.

Three-phase PWM waveforms are output from pins TIOC0A, TIOC1A, and TIOC2A. At this time, synchronous presetting, and synchronous clearing by TGR0B compare match, is performed for channel 0 to 2 TCNT counters, and the data set in TGR0B is used as the PWM cycle.



For details of PWM modes, see section 10.4.6, PWM Modes.

Figure 10-16 Example of Synchronous Operation

10.4.4 Buffer Operation

Buffer operation, provided for channels 0 and 3, enables TGRC and TGRD to be used as buffer registers.

Buffer operation differs depending on whether TGR has been designated as an input capture register or as a compare match register.

Table 10-5 shows the register combinations used in buffer operation.

 Table 10-5
 Register Combinations in Buffer Operation

Channel	Timer General Register	Buffer Register
0	TGR0A	TGR0C
	TGR0B	TGR0D
3	TGR3A	TGR3C
	TGR3B	TGR3D

• When TGR is an output compare register When a compare match occurs, the value in the buffer register for the corresponding channel is transferred to the timer general register.

This operation is illustrated in figure 10-17.




Figure 10-17 Compare Match Buffer Operation

• When TGR is an input capture register

When input capture occurs, the value in TCNT is transferred to TGR and the value previously held in the timer general register is transferred to the buffer register. This operation is illustrated in figure 10-18.

Input capture signal Buffer register Timer general TCNT

Figure 10-18 Input Capture Buffer Operation

register

Example of Buffer Operation Setting Procedure: Figure 10-19 shows an example of the buffer operation setting procedure.




Figure 10-19 Example of Buffer Operation Setting Procedure

340

Examples of Buffer Operation

• When TGR is an output compare register

Figure 10-20 shows an operation example in which PWM mode 1 has been designated for channel 0, and buffer operation has been designated for TGRA and TGRC. The settings used in this example are TCNT clearing by compare match B, 1 output at compare match A, and 0 output at compare match B.

As buffer operation has been set, when compare match A occurs the output changes and the value in buffer register TGRC is simultaneously transferred to timer general register TGRA. This operation is repeated each time compare match A occurs.

For details of PWM modes, see section 10.4.6, PWM Modes.




Figure 10-20 Example of Buffer Operation (1)

• When TGR is an input capture register

Figure 10-21 shows an operation example in which TGRA has been designated as an input capture register, and buffer operation has been designated for TGRA and TGRC.

Counter clearing by TGRA input capture has been set for TCNT, and both rising and falling edges have been selected as the TIOCA pin input capture input edge.

As buffer operation has been set, when the TCNT value is stored in TGRA upon occurrence of input capture A, the value previously stored in TGRA is simultaneously transferred to TGRC.




Figure 10-21 Example of Buffer Operation (2)

10.4.5 Cascaded Operation (H8S/2237 Series only)

In cascaded operation, two 16-bit counters for different channels are used together as a 32-bit counter.

This function works by counting the channel 1 (channel 4) counter clock upon overflow/underflow of TCNT2 (TCNT5) as set in bits TPSC2 to TPSC0 in TCR.

Underflow occurs only when the lower 16-bit TCNT is in phase-counting mode.

Table 10-6 shows the register combinations used in cascaded operation.

Note: When phase counting mode is set for channel 1 or 4, the counter clock setting is invalid and the counter operates independently in phase counting mode.

Table 10-6 Cascaded Combinations

Combination	Upper 16 Bits	Lower 16 Bits
Channels 1 and 2	TCNT1	TCNT2
Channels 4 and 5	TCNT4	TCNT5

Example of Cascaded Operation Setting Procedure: Figure 10-22 shows an example of the setting procedure for cascaded operation.




Figure 10-22 Cascaded Operation Setting Procedure

Examples of Cascaded Operation: Figure 10-23 illustrates the operation when counting upon TCNT2 overflow/underflow has been set for TCNT1, TGR1A and TGR2A have been designated as input capture registers, and TIOC pin rising edge has been selected.

When a rising edge is input to the TIOCA1 and TIOCA2 pins simultaneously, the upper 16 bits of the 32-bit data are transferred to TGR1A, and the lower 16 bits to TGR2A.

TCNT1 clock					
TCNT1	H'03A1			H'03A2	
TCNT2 clock					
TCNT2	H'FFFF	χ	H'0000	χ	H'0001
TIOCA1, TIOCA2					
TGR1A			χ	H'03A2	
TGR2A			X	H'0000	

Figure 10-23 Example of Cascaded Operation (1)

Figure 10-24 illustrates the operation when counting upon TCNT2 overflow/underflow has been set for TCNT1, and phase counting mode has been designated for channel 2.

TCNT1 is incremented by TCNT2 overflow and decremented by TCNT2 underflow.




Figure 10-24 Example of Cascaded Operation (2)

344

10.4.6 PWM Modes

In PWM mode, PWM waveforms are output from the output pins. 0, 1, or toggle output can be selected as the output level in response to compare match of each TGR.

Designating TGR compare match as the counter clearing source enables the period to be set in that register. All channels can be designated for PWM mode independently. Synchronous operation is also possible.

There are two PWM modes, as described below.

• PWM mode 1

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with TGRB and TGRC with TGRD. The output specified by bits IOA3 to IOA0 and IOC3 to IOC0 in TIOR is output from the TIOCA and TIOCC pins at compare matches A and C, and the output specified by bits IOB3 to IOB0 and IOD3 to IOD0 in TIOR is output at compare matches B and D. The initial output value is the value set in TGRA or TGRC. If the set values of paired TGRs are identical, the output value does not change when a compare match occurs. In PWM mode 1, a maximum 8-phase PWM output is possible.

• PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as duty registers. The output specified in TIOR is performed by means of compare matches. Upon counter clearing by a synchronization register compare match, the output value of each pin is the initial value set in TIOR. If the set values of the cycle and duty registers are identical, the output value does not change when a compare match occurs.

In PWM mode 2, a maximum 15-phase PWM output is possible by combined use with synchronous operation.

The correspondence between PWM output pins and registers is shown in table 10-7.

HITACHI

		Output Pins					
Channel	Registers	PWM Mode 1	PWM Mode 2				
0	TGR0A	TIOCA0	TIOCA0				
	TGR0B		TIOCB0				
	TGR0C	TIOCC0	TIOCC0				
	TGR0D		TIOCD0				
1	TGR1A	TIOCA1	TIOCA1				
	TGR1B		TIOCB1				
2	TGR2A	TIOCA2	TIOCA2				
	TGR2B		TIOCB2				
3	TGR3A	TIOCA3	TIOCA3				
	TGR3B		TIOCB3				
	TGR3C	TIOCC3	TIOCC3				
	TGR3D		TIOCD3				
4	TGR4A	TIOCA4	TIOCA4				
	TGR4B		TIOCB4				
5	TGR5A	TIOCA5	TIOCA5				
	TGR5B		TIOCB5				

Table 10-7 PWM Output Registers and Output Pins

Note: In PWM mode 2, PWM output is not possible for the TGR register in which the period is set.

Example of PWM Mode Setting Procedure: Figure 10-25 shows an example of the PWM mode setting procedure.




Figure 10-25 Example of PWM Mode Setting Procedure

Examples of PWM Mode Operation: Figure 10-26 shows an example of PWM mode 1 operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the TGRA initial output value and output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the period, and the values set in TGRB registers as the duty.

HITACHI




Figure 10-26 Example of PWM Mode Operation (1)

Figure 10-27 shows an example of PWM mode 2 operation.

In this example, synchronous operation is designated for channels 0 and 1, TGR1B compare match is set as the TCNT clearing source, and 0 is set for the initial output value and 1 for the output value of the other TGR registers (TGR0A to TGR0D, TGR1A), to output a 5-phase PWM waveform.

In this case, the value set in TGR1B is used as the cycle, and the values set in the other TGRs as the duty.




Figure 10-27 Example of PWM Mode Operation (2)

348




Figure 10-28 shows examples of PWM waveform output with 0% duty and 100% duty in PWM mode.

Figure 10-28 Example of PWM Mode Operation (3)

HITACHI

10.4.7 Phase Counting Mode

In phase counting mode, the phase difference between two external clock inputs is detected and TCNT is incremented/decremented accordingly. This mode can be set for channels 1, 2, 4, and 5.

When phase counting mode is set, an external clock is selected as the counter input clock and TCNT operates as an up/down-counter regardless of the setting of bits TPSC2 to TPSC0 and bits CKEG1 and CKEG0 in TCR. However, the functions of bits CCLR1 and CCLR0 in TCR, and of TIOR, TIER, and TGR are valid, and input capture/compare match and interrupt functions can be used.

When overflow occurs while TCNT is counting up, the TCFV flag in TSR is set; when underflow occurs while TCNT is counting down, the TCFU flag is set.


The TCFD bit in TSR is the count direction flag. Reading the TCFD flag provides an indication of whether TCNT is counting up or down.

Table 10-8 shows the correspondence between external clock pins and channels.

Table 10-8 Phase Counting Mode Clock Input Pins

	External Clock Pins					
Channels	A-Phase	B-Phase				
When channel 1 or 5 is set to phase counting mode	TCLKA	TCLKB				
When channel 2 or 4 is set to phase counting mode	TCLKC	TCLKD				

Example of Phase Counting Mode Setting Procedure: Figure 10-29 shows an example of the phase counting mode setting procedure.





350

Examples of Phase Counting Mode Operation: In phase counting mode, TCNT counts up or down according to the phase difference between two external clocks. There are four modes, according to the count conditions.

• Phase counting mode 1

Figure 10-30 shows an example of phase counting mode 1 operation, and table 10-9 summarizes the TCNT up/down-count conditions.




Figure 10-30 Example of Phase Counting Mode 1 Operation

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	<u> </u>	Up-count
Low level	7	
_ _	Low level	
Ŧ	High level	
High level	7	Down-count
Low level	Ŀ	
_ _	High level	
۲_	Low level	

 Table 10-9
 Up/Down-Count Conditions in Phase Counting Mode 1

Legend

⁺ : Falling edge

HITACHI

• Phase counting mode 2

Figure 10-31 shows an example of phase counting mode 2 operation, and table 10-10 summarizes the TCNT up/down-count conditions.




Figure 10-31 Example of Phase Counting Mode 2 Operation

Table 10-10 Up/Down-Count Conditions in Phase Counting Mode 2

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	_ _	Don't care
Low level	7_	Don't care
<u> </u>	Low level	Don't care
T_	High level	Up-count
High level		Don't care
Low level	Ŀ	Don't care
<u> </u>	High level	Don't care
7	Low level	Down-count

Legend

⊥ : Rising edge

⁺ : Falling edge

HITACHI

• Phase counting mode 3

Figure 10-32 shows an example of phase counting mode 3 operation, and table 10-11 summarizes the TCNT up/down-count conditions.




Figure 10-32 Example of Phase Counting Mode 3 Operation

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level		Don't care
Low level	7_	Don't care
	Low level	Don't care
T_	High level	Up-count
High level	7_	Down-count
Low level	Ŀ	Don't care
_ _	High level	Don't care
Ŧ_	Low level	Don't care

Legend

⊥ : Rising edge

L : Falling edge

HITACHI

• Phase counting mode 4

Figure 10-33 shows an example of phase counting mode 4 operation, and table 10-12 summarizes the TCNT up/down-count conditions.




Figure 10-33 Example of Phase Counting Mode 4 Operation

Table 10-12 Up/Down-Count Conditions in Phase Counting Mode 4

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation		
High level	_ _	Up-count		
Low level				
	Low level	Don't care		
Ŧ	High level			
High level		Down-count		
Low level	<u>-</u>			
<u> </u>	High level	Don't care		
T_	Low level			

Legend

⊥ : Rising edge

⁺ : Falling edge

354

Phase Counting Mode Application Example: Figure 10-34 shows an example in which phase counting mode is designated for channel 1, and channel 1 is coupled with channel 0 to input servo motor 2-phase encoder pulses in order to detect the position or speed.

Channel 1 is set to phase counting mode 1, and the encoder pulse A-phase and B-phase are input to TCLKA and TCLKB.

Channel 0 operates with TCNT counter clearing by TGR0C compare match; TGR0A and TGR0C are used for the compare match function, and are set with the speed control period and position control period. TGR0B is used for input capture, with TGR0B and TGR0D operating in buffer mode. The channel 1 counter input clock is designated as the TGR0B input capture source, and detection of the pulse width of 2-phase encoder 4-multiplication pulses is performed.

TGR1A and TGR1B for channel 1 are designated for input capture, channel 0 TGR0A and TGR0C compare matches are selected as the input capture source, and store the up/down-counter values for the control periods.

This procedure enables accurate position/speed detection to be achieved.




Figure 10-34 Phase Counting Mode Application Example

10.5 Interrupts

10.5.1 Interrupt Sources and Priorities

There are three kinds of TPU interrupt source: TGR input capture/compare match, TCNT overflow, and TCNT underflow. Each interrupt source has its own status flag and enable/disabled bit, allowing generation of interrupt request signals to be enabled or disabled individually.

When an interrupt request is generated, the corresponding status flag in TSR is set to 1. If the corresponding enable/disable bit in TIER is set to 1 at this time, an interrupt is requested. The interrupt request is cleared by clearing the status flag to 0.

Relative channel priorities can be changed by the interrupt controller, but the priority order within a channel is fixed. For details, see section 5, Interrupt Controller.

356

Table 10-13 lists the TPU interrupt sources.

Table 10-13 TPU Interrupts

Channel	Interrupt Source	Description	DTC Activation	Priority
0	TGI0A	TGR0A input capture/compare match	Possible	High
	TGI0B	TGR0B input capture/compare match	Possible	_ ▲
	TGI0C	TGR0C input capture/compare match	Possible	_
	TGI0D	TGR0D input capture/compare match	Possible	_
	TCI0V	TCNT0 overflow	Not possible	_
1	TGI1A	TGR1A input capture/compare match	Possible	_
	TGI1B	TGR1B input capture/compare match	Possible	_
	TCI1V	TCNT1 overflow	Not possible	_
	TCI1U	TCNT1 underflow	Not possible	_
2	TGI2A	TGR2A input capture/compare match	Possible	_
	TGI2B	TGR2B input capture/compare match	Possible	-
	TCI2V	TCNT2 overflow	Not possible	_
	TCI2U	TCNT2 underflow	Not possible	_
3*	TGI3A	TGR3A input capture/compare match	Possible	_
	TGI3B	TGR3B input capture/compare match	Possible	_
	TGI3C	TGR3C input capture/compare match	Possible	_
	TGI3D	TGR3D input capture/compare match	Possible	_
	TCI3V	TCNT3 overflow	Not possible	_
4*	TGI4A	TGR4A input capture/compare match	Possible	_
	TGI4B	TGR4B input capture/compare match	Possible	-
	TCI4V	TCNT4 overflow	Not possible	-
	TCI4U	TCNT4 underflow	Not possible	-
5*	TGI5A	TGR5A input capture/compare match	Possible	-
	TGI5B	TGR5B input capture/compare match	Possible	-
	TCI5V	TCNT5 overflow	Not possible	-
	TCI5U	TCNT5 underflow	Not possible	Low

Note: This table shows the initial state immediately after a reset. The relative channel priorities can be changed by the interrupt controller.

* Applies to the H8S/2237 Series only.

HITACHI

Input Capture/Compare Match Interrupt: An interrupt is requested if the TGIE bit in TIER is set to 1 when the TGF flag in TSR is set to 1 by the occurrence of a TGR input capture/compare match on a particular channel. The interrupt request is cleared by clearing the TGF flag to 0. The TPU has 16 input capture/compare match interrupts, four each for channels 0 and 3, and two each for channels 1, 2, 4, and 5.

Overflow Interrupt: An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TSR is set to 1 by the occurrence of TCNT overflow on a channel. The interrupt request is cleared by clearing the TCFV flag to 0. The TPU has six overflow interrupts, one for each channel.

Underflow Interrupt: An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in TSR is set to 1 by the occurrence of TCNT underflow on a channel. The interrupt request is cleared by clearing the TCFU flag to 0. The TPU has four overflow interrupts, one each for channels 1, 2, 4, and 5.

10.5.2 DTC Activation

DTC Activation: The DTC can be activated by the TGR input capture/compare match interrupt for a channel. For details, see section 8, Data Transfer Controller (DTC).

A total of 16 TPU input capture/compare match interrupts can be used as DTC activation sources, four each for channels 0 and 3, and two each for channels 1, 2, 4, and 5.

10.5.3 A/D Converter Activation

The A/D converter can be activated by the TGRA input capture/compare match for a channel.

If the TTGE bit in TIER is set to 1 when the TGFA flag in TSR is set to 1 by the occurrence of a TGRA input capture/compare match on a particular channel, a request to start A/D conversion is sent to the A/D converter. If the TPU conversion start trigger has been selected on the A/D converter side at this time, A/D conversion is started.

In the TPU, a total of six TGRA input capture/compare match interrupts can be used as A/D converter conversion start sources, one for each channel.

358

10.6 Operation Timing

10.6.1 Input/Output Timing

TCNT Count Timing: Figure 10-35 shows TCNT count timing in internal clock operation, and figure 10-36 shows TCNT count timing in external clock operation.




Figure 10-35 Count Timing in Internal Clock Operation




Figure 10-36 Count Timing in External Clock Operation

Output Compare Output Timing: A compare match signal is generated in the final state in which TCNT and TGR match (the point at which the count value matched by TCNT is updated). When a compare match signal is generated, the output value set in TIOR is output at the output compare output pin (TIOC pin). After a match between TCNT and TGR, the compare match signal is not generated until the TCNT input clock is generated.




Figure 10-37 shows output compare output timing.

Figure 10-37 Output Compare Output Timing

Input Capture Signal Timing: Figure 10-38 shows input capture signal timing.




Figure 10-38 Input Capture Input Signal Timing

360

Timing for Counter Clearing by Compare Match/Input Capture: Figure 10-39 shows the timing when counter clearing by compare match occurrence is specified, and figure 10-40 shows the timing when counter clearing by input capture occurrence is specified.

Ø	
Compare match signal	
Counter clear signal	
TCNT	N H'0000
TGR	N

Figure 10-39 Counter Clear Timing (Compare Match)




Figure 10-40 Counter Clear Timing (Input Capture)

Buffer Operation Timing: Figures 10-41 and 10-42 show the timing in buffer operation.




Figure 10-41 Buffer Operation Timing (Compare Match)




Figure 10-42 Buffer Operation Timing (Input Capture)

362

10.6.2 Interrupt Signal Timing

TGF Flag Setting Timing in Case of Compare Match: Figure 10-43 shows the timing for setting of the TGF flag in TSR by compare match occurrence, and TGI interrupt request signal timing.

Ø									
	CNT input	 	 				 		
т	CNT		 N		 N+	1		 	
т	GR		Ν						
Co m	ompare atch signal								
т	GF flag								
то	GI interrupt						 	 	

Figure 10-43 TGI Interrupt Timing (Compare Match)

HITACHI

TGF Flag Setting Timing in Case of Input Capture: Figure 10-44 shows the timing for setting of the TGF flag in TSR by input capture occurrence, and TGI interrupt request signal timing.

ø	
Input capture signal	
TCNT	N
TGR	N
TGF flag	
TGI interrupt	

Figure 10-44 TGI Interrupt Timing (Input Capture)

364

TCFV Flag/TCFU Flag Setting Timing: Figure 10-45 shows the timing for setting of the TCFV flag in TSR by overflow occurrence, and TCIV interrupt request signal timing.

Figure 10-46 shows the timing for setting of the TCFU flag in TSR by underflow occurrence, and TCIU interrupt request signal timing.

Ø	
TCNT input clock	
TCNT (overflow)	H'FFFF H'0000
Overflow signal	
TCFV flag	
TCIV interrupt	

Figure 10-45 TCIV Interrupt Setting Timing

Ø	
TCNT input clock	
TCNT (underflow)	H'0000 H'FFFF
Underflow signa	
TCFU flag	
TCIU interrupt	

Figure 10-46 TCIU Interrupt Setting Timing

HITACHI

Status Flag Clearing Timing: After a status flag is read as 1 by the CPU, it is cleared by writing 0 to it. When the DTC is activated, the flag is cleared automatically. Figure 10-47 shows the timing for status flag clearing by the CPU, and figure 10-48 shows the timing for status flag clearing by the DTC.




Figure 10-47 Timing for Status Flag Clearing by CPU




Figure 10-48 Timing for Status Flag Clearing by DTC Activation

366

10.7 **Usage Notes**

Note that the kinds of operation and contention described below occur during TPU operation.

Input Clock Restrictions: The input clock pulse width must be at least 1.5 states in the case of single-edge detection, and at least 2.5 states in the case of both-edge detection. The TPU will not operate properly with a narrower pulse width.

In phase counting mode, the phase difference and overlap between the two input clocks must be at least 1.5 states, and the pulse width must be at least 2.5 states. Figure 10-49 shows the input clock conditions in phase counting mode.




Figure 10-49 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode

Caution on Period Setting: When counter clearing by compare match is set, TCNT is cleared in the final state in which it matches the TGR value (the point at which the count value matched by TCNT is updated). Consequently, the actual counter frequency is given by the following formula:

$$f = \frac{\phi}{(N+1)}$$

f

Where

- : Counter frequency : Operating frequency ø
- N : TGR set value

HITACHI

Contention between TCNT Write and Clear Operations: If the counter clear signal is generated in the T2 state of a TCNT write cycle, TCNT clearing takes precedence and the TCNT write is not performed.

Figure 10-50 shows the timing in this case.




Figure 10-50 Contention between TCNT Write and Clear Operations

368

Contention between TCNT Write and Increment Operations: If incrementing occurs in the T2 state of a TCNT write cycle, the TCNT write takes precedence and TCNT is not incremented.

Figure 10-51 shows the timing in this case.





Figure 10-51 Contention between TCNT Write and Increment Operations

HITACHI

Contention between TGR Write and Compare Match: If a compare match occurs in the T2 state of a TGR write cycle, the TGR write takes precedence and the compare match signal is inhibited. A compare match does not occur even if the same value as before is written.






Figure 10-52 Contention between TGR Write and Compare Match

370

Contention between Buffer Register Write and Compare Match: If a compare match occurs in the T2 state of a TGR write cycle, the data transferred to TGR by the buffer operation will be the data prior to the write.




Figure 10-53 shows the timing in this case.

Figure 10-53 Contention between Buffer Register Write and Compare Match

Contention between TGR Read and Input Capture: If the input capture signal is generated in the T1 state of a TGR read cycle, the data that is read will be the data after input capture transfer.

Figure 10-54 shows the timing in this case.





Figure 10-54 Contention between TGR Read and Input Capture

372

Contention between TGR Write and Input Capture: If the input capture signal is generated in the T2 state of a TGR write cycle, the input capture operation takes precedence and the write to TGR is not performed.






Figure 10-55 Contention between TGR Write and Input Capture

HITACHI

Contention between Buffer Register Write and Input Capture: If the input capture signal is generated in the T2 state of a buffer write cycle, the buffer operation takes precedence and the write to the buffer register is not performed.

Buffer register write cycle T1 T2 Ø Buffer register Address address Write signal Input capture signal TCNT Ν TGR Μ Ν Buffer Μ register

Figure 10-56 shows the timing in this case.

Figure 10-56 Contention between Buffer Register Write and Input Capture

Contention between Overflow/Underflow and Counter Clearing: If overflow/underflow and counter clearing occur simultaneously, the TCFV/TCFU flag in TSR is not set and TCNT clearing takes precedence.

Figure 10-57 shows the operation timing when a TGR compare match is specified as the clearing source, and H'FFFF is set in TGR.




Figure 10-57 Contention between Overflow and Counter Clearing

HITACHI

Contention between TCNT Write and Overflow/Underflow: If there is an up-count or down-count in the T2 state of a TCNT write cycle, and overflow/underflow occurs, the TCNT write takes precedence and the TCFV/TCFU flag in TSR is not set .

Figure 10-58 shows the operation timing when there is contention between TCNT write and overflow.




Figure 10-58 Contention between TCNT Write and Overflow

Multiplexing of I/O Pins: In the H8S/2237 Series and H8S/2227 Series, the TCLKA input pin is multiplexed with the TIOCC0 I/O pin, the TCLKB input pin with the TIOCD0 I/O pin, the TCLKC input pin with the TIOCB1 I/O pin, and the TCLKD input pin with the TIOCB2 I/O pin. When an external clock is input, compare match output should not be performed from a multiplexed pin.

Interrupts and Module Stop Mode: If module stop mode is entered when an interrupt has been requested, it will not be possible to clear the CPU interrupt source or DTC activation source. Interrupts should therefore be disabled before entering module stop mode.

376

Section 11 8-Bit Timers (TMR)

11.1 Overview

The H8S/2237 Series and H8S/2227 Series include an 8-bit timer module with two channels (TMR0 and TMR1). Each channel has an 8-bit counter (TCNT) and two time constant registers (TCORA and TCORB) that are constantly compared with the TCNT value to detect compare match events. The 8-bit timer module can thus be used for a variety of functions, including pulse output with an arbitrary duty cycle.


11.1.1 Features

The features of the 8-bit timer module are listed below.

- Selection of four clock sources
 - The counters can be driven by one of three internal clock signals (\$\u00fc/8, \$\u00fc/64, or \$\u00fc/8192\$) or an external clock input (enabling use as an external event counter).
- Selection of three ways to clear the counters
 - The counters can be cleared on compare match A or B, or by an external reset signal.
- Timer output control by a combination of two compare match signals
 - The timer output signal in each channel is controlled by a combination of two independent compare match signals, enabling the timer to generate output waveforms with an arbitrary duty cycle or PWM output.
- Provision for cascading of two channels
 - Operation as a 16-bit timer is possible, using channel 0 for the upper 8 bits and channel 1 for the lower 8 bits (16-bit count mode).
 - Channel 1 can be used to count channel 0 compare matches (compare match count mode).
- Three independent interrupts
 - Compare match A and B and overflow interrupts can be requested independently.
- A/D converter conversion start trigger can be generated
 - Channel 0 compare match A signal can be used as an A/D converter conversion start trigger.
- Module stop mode can be set
 - As the initial setting, 8-bit timer operation is halted. Register access is enabled by exiting module stop mode.

HITACHI

11.1.2 Block Diagram






Figure 11-1 Block Diagram of 8-Bit Timer

378

11.1.3 Pin Configuration

Table 11-1 summarizes the input and output pins of the 8-bit timer.

Channel	Name	Symbol	I/O	Function
0	Timer output pin 0	TMO0	Output	Outputs at compare match
1	Timer output pin 1	TMO1	Output	Outputs at compare match
All	Timer clock input pin 01	TMCI01	Input	Inputs external clock for counter
	Timer reset input pin 01	TMRI01	Input	Inputs external reset to counter

Table 11-1 Input and Output Pins of 8-Bit Timer

11.1.4 Register Configuration

Table 11-2 summarizes the registers of the 8-bit timer module.

Table 11-2 8-Bit Timer Regist	ers
---------------------------------------	-----

Channel	Name	Abbreviation	R/W	Initial value	Address* ¹
0	Timer control register 0	TCR0	R/W	H'00	H'FF68
	Timer control/status register 0	TCSR0	R/(W)*2	H'00	H'FF6A
	Time constant register A0	TCORA0	R/W	H'FF	H'FF6C
	Time constant register B0	TCORB0	R/W	H'FF	H'FF6E
	Timer counter 0	TCNT0	R/W	H'00	H'FF70
1	Timer control register 1	TCR1	R/W	H'00	H'FF69
	Timer control/status register 1	TCSR1	R/(W)*2	H'10	H'FF6B
	Time constant register A1	TCORA1	R/W	H'FF	H'FF6D
	Time constant register B1	TCORB1	R/W	H'FF	H'FF6F
	Timer counter 1	TCNT1	R/W	H'00	H'FF71
All	Module stop control register A	MSTPCRA	R/W	H'3F	H'FFE8

Notes: 1. Lower 16 bits of the address

2. Only 0 can be written to bits 7 to 5, to clear these flags.

Each pair of registers for channel 0 and channel 1 is a 16-bit register with the upper 8 bits for channel 0 and the lower 8 bits for channel 1, so they can be accessed together by word transfer instruction.

HITACHI

11.2 Register Descriptions

11.2.1 Timer Counters 0 and 1 (TCNT0, TCNT1)

			TCNT0								TCNT1						
Bit	:		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TCNT0 and TCNT1 are 8-bit readable/writable up-counters that increment on pulses generated from an internal or external clock source. This clock source is selected by clock select bits CKS2 to CKS0 of TCR. The CPU can read or write to TCNT0 and TCNT1 at all times.


TCNT0 and TCNT1 comprise a single 16-bit register, so they can be accessed together by word transfer instruction.

TCNT0 and TCNT1 can be cleared by an external reset input or by a compare match signal. Which signal is to be used for clearing is selected by clock clear bits CCLR1 and CCLR0 of TCR.

When a timer counter overflows from H'FF to H'00, OVF in TCSR is set to 1.

TCNT0 and TCNT1 are each initialized to H'00 by a reset and in hardware standby mode.

11.2.2 Time Constant Registers A0 and A1 (TCORA0, TCORA1)



TCORA0 and TCORA1 are 8-bit readable/writable registers. TCORA0 and TCORA1 comprise a single 16-bit register so they can be accessed together by word transfer instruction.

TCORA is continually compared with the value in TCNT. When a match is detected, the corresponding CMFA flag of TCSR is set. Note, however, that comparison is disabled during the T2 state of a TCOR write cycle.

The timer output can be freely controlled by these compare match signals and the settings of bits OS1 and OS0 of TCSR.

TCORA0 and TCORA1 are each initialized to H'FF by a reset and in hardware standby mode. 380

11.2.3 Time Constant Registers B0 and B1 (TCORB0, TCORB1)

					тсс	RB0							тсс	RB1			
																-	
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial va	alue:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W	:	R/W															

TCORB0 and TCORB1 are 8-bit readable/writable registers. TCORB0 and TCORB1 comprise a single 16-bit register so they can be accessed together by word transfer instruction.

TCORB is continually compared with the value in TCNT. When a match is detected, the corresponding CMFB flag of TCSR is set. Note, however, that comparison is disabled during the T2 state of a TCOR write cycle.

The timer output can be freely controlled by these compare match signals and the settings of output select bits OS3 and OS2 of TCSR.

TCORB0 and TCORB1 are each initialized to H'FF by a reset and in hardware standby mode.

11.2.4 Timer Control Registers 0 and 1 (TCR0, TCR1)

Bit	:	7	6	5	4	3	2	1	0
		CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
Initial va	alue:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TCR0 and TCR1 are 8-bit readable/writable registers that select the input clock source and the time at which TCNT is cleared, and enable interrupts.

TCR0 and TCR1 are each initialized to H'00 by a reset and in hardware standby mode.

For details of this timing, see section 11.3, Operation.

HITACHI

Bit 7—Compare Match Interrupt Enable B (CMIEB): Selects whether CMFB interrupt requests (CMIB) are enabled or disabled when the CMFB flag of TCSR is set to 1.

Bit 7

CMIEB	Description	
0	CMFB interrupt requests (CMIB) are disabled	(Initial value)
1	CMFB interrupt requests (CMIB) are enabled	

Bit 6—Compare Match Interrupt Enable A (CMIEA): Selects whether CMFA interrupt requests (CMIA) are enabled or disabled when the CMFA flag of TCSR is set to 1.

Bit 6		
CMIEA	Description	
0	CMFA interrupt requests (CMIA) are disabled	(Initial value)
1	CMFA interrupt requests (CMIA) are enabled	

Bit 5—Timer Overflow Interrupt Enable (OVIE): Selects whether OVF interrupt requests (OVI) are enabled or disabled when the OVF flag of TCSR is set to 1.

Bit 5		
OVIE	Description	
0	OVF interrupt requests (OVI) are disabled	(Initial value)
1	OVF interrupt requests (OVI) are enabled	

Bits 4 and 3—Counter Clear 1 and 0 (CCLR1 and CCLR0): These bits select the method by which TCNT is cleared: by compare match A or B, or by an external reset input.

Bit 4	Bit 3		
CCLR1	CCLR0	Description	
0	0	Clear is disabled	(Initial value)
	1	Clear by compare match A	
1	0	Clear by compare match B	
	1	Clear by rising edge of external reset input	

382

Bits 2 to 0—Clock Select 2 to 0 (CKS2 to CKS0): These bits select whether the clock input to TCNT is an internal or external clock.

Three internal clocks can be selected, all divided from the system clock (ϕ): $\phi/8$, $\phi/64$, and $\phi/8192$. The falling edge of the selected internal clock triggers the count.

When use of an external clock is selected, three types of count can be selected: at the rising edge, the falling edge, and both rising and falling edges.

Bit 2	Bit 1	Bit 0		
CKS2	CKS1	CKS0	Description	
0	0	0	Clock input disabled	(Initial value)
		1	Internal clock, counted at falling edge of ø/8	
	1	0	Internal clock, counted at falling edge of ø/64	
		1	Internal clock, counted at falling edge of ø/8192	
1	0	0	For channel 0: count at TCNT1 overflow signal*	
		_	For channel 1: count at TCNT0 compare match A*	
		1	External clock, counted at rising edge	
	1	0	External clock, counted at falling edge	
		1	External clock, counted at both rising and falling edge	S

Some functions differ between channel 0 and channel 1.

Note: * If the count input of channel 0 is the TCNT1 overflow signal and that of channel 1 is the TCNT0 compare match signal, no incrementing clock is generated. Do not use this setting.

11.2.5 Timer Control/Status Registers 0 and 1 (TCSR0, TCSR1)

TCSR0

Bit	:	7	6	5	4	3	2	1	0
		CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1	OS0
Initial va	alue:	0	0	0	0	0	0	0	0
R/W	:	R/(W)*	R/(W)*	R/(W)*	R/W	R/W	R/W	R/W	R/W

TCSR1

Bit	:	7	6	5	4	3	2	1	0
		CMFB	CMFA	OVF		OS3	OS2	OS1	OS0
Initial va	lue :	0	0	0	1	0	0	0	0
R/W	:	R/(W)*	R/(W)*	R/(W)*	_	R/W	R/W	R/W	R/W

Note: * Only 0 can be written to bits 7 to 5, to clear these flags.

TCSR0 and TCSR1 are 8-bit registers that display compare match and overflow statuses, and control compare match output.

TCSR0 is initialized to H'00, and TCSR1 to H'10, by a reset and in hardware standby mode.

Bit 7—Compare Match Flag B (CMFB): Status flag indicating whether the values of TCNT and TCORB match.

Bit 7		
CMFB	Description	
0	[Clearing conditions]	(Initial value)
	• Cleared by reading CMFB when CMFB = 1, then writing 0 to CMF	В
	When DTC is activated by CMIB interrupt while DISEL bit of MRB	in DTC is 0
1	[Setting condition]	
	Set when TCNT matches TCORB	

Bit 6—Compare Match Flag A (CMFA): Status flag indicating whether the values of TCNT and TCORA match.

384

Bit 6		
CMFA	Description	
0	[Clearing conditions]	(Initial value)
	• Cleared by reading CMFA when CMFA = 1, then writing 0 to	CMFA
	When DTC is activated by CMIA interrupt while DISEL bit of I	MRB in DTC is 0
1	[Setting condition]	
	Set when TCNT matches TCORA	

Bit 5—Timer Overflow Flag (OVF): Status flag indicating that TCNT has overflowed (changed from H'FF to H'00).

Bit 5		
OVF	Description	
0	[Clearing condition]	(Initial value)
	Cleared by reading OVF when OVF = 1, then writing 0 to OVF	
1	[Setting condition]	
	Set when TCNT overflows from H'FF to H'00	

Bit 4—A/D Trigger Enable (ADTE) (TCSR0 Only): Selects enabling or disabling of A/D converter start requests by compare-match A.

In TCSR1, this bit is reserved: it is always read as 1 and cannot be modified.

Bit	4		
-			

_ . _

ADTE	Description	
0	A/D converter start requests by compare match A are disabled	(Initial value)
1	A/D converter start requests by compare match A are enabled	

Bits 3 to 0—Output Select 3 to 0 (OS3 to OS0): These bits specify how the timer output level is to be changed by a compare match of TCOR and TCNT.

Bits OS3 and OS2 select the effect of compare match B on the output level, bits OS1 and OS0 select the effect of compare match A on the output level, and both of them can be controlled independently.

Note, however, that priorities are set such that: toggle output > 1 output > 0 output. If compare matches occur simultaneously, the output changes according to the compare match with the higher priority.

Timer output is disabled when bits OS3 to OS0 are all 0.

HITACHI

After a reset, the timer output is 0 until the first compare match event occurs.

Bit 2		
OS2	 Description	
0	No change when compare match B occurs	(Initial value)
1	0 is output when compare match B occurs	
0	1 is output when compare match B occurs	
1	Output is inverted when compare match B occurs (toggle output	.)
	0 0 1	OS2 Description 0 No change when compare match B occurs 1 0 is output when compare match B occurs

Bit 1	Bit 0		
OS1	OS0	 Description	
0	0	No change when compare match A occurs	(Initial value)
	1	0 is output when compare match A occurs	
1	0	1 is output when compare match A occurs	
	1	Output is inverted when compare match A occurs (toggle output	t)

11.2.6 Module Stop Control Register A (MSTPCRA)

Bit	:	7	6	5	4	3	2	1	0
		MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA0
Initial value	:	0	0	1	1	1	1	1	1
R/W	:	R/W							

MSTPCRA is an 8-bit readable/writable register that performs module stop mode control.

When the MSTPA4 bit in MSTPCR is set to 1, the 8-bit timer operation stops at the end of the bus cycle and a transition is made to module stop mode. For details, see section 20.5, Module Stop Mode.

MSTPCRA is initialized to H'3F by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 4—Module Stop (MSTPA4): Specifies the TMR0 and TMR1 module stop mode.

Bit 4		
MSTPA4	 Description	
0	TMR0, TMR1 module stop mode cleared	
1	TMR0, TMR1 module stop mode set	(Initial value)

11.3 Operation

11.3.1 TCNT Incrementation Timing

TCNT is incremented by input clock pulses (either internal or external).

Internal Clock: Three different internal clock signals ($\emptyset/8$, $\emptyset/64$, or $\emptyset/8192$) divided from the system clock (\emptyset) can be selected, by setting bits CKS2 to CKS0 in TCR. Figure 11-2 shows the count timing.




Figure 11-2 Count Timing for Internal Clock Input

External Clock: Three incrementation methods can be selected by setting bits CKS2 to CKS0 in TCR: at the rising edge, the falling edge, and both rising and falling edges.

Note that the external clock pulse width must be at least 1.5 states for incrementation at a single edge, and at least 2.5 states for incrementation at both edges. The counter will not increment correctly if the pulse width is less than these values.

Figure 11-3 shows the timing of incrementation at both edges of an external clock signal.

HITACHI




Figure 11-3 Count Timing for External Clock Input

11.3.2 Compare Match Timing

Setting of Compare Match Flags A and B (CMFA, CMFB): The CMFA and CMFB flags in TCSR are set to 1 by a compare match signal generated when the TCOR and TCNT values match. The compare match signal is generated at the last state in which the match is true, just before the timer counter is updated.

Therefore, when TCOR and TCNT match, the compare match signal is not generated until the next incrementation clock input. Figure 11-4 shows this timing.

Ø	
TCNT	N N+1
TCOR	N
Compare match signal	
CMF	

Figure 11-4 Timing of CMF Setting

HITACHI

Timer Output Timing: When compare match A or B occurs, the timer output changes a specified by bits OS3 to OS0 in TCSR. Depending on these bits, the output can remain the same, change to 0, change to 1, or toggle.

Figure 11-5 shows the timing when the output is set to toggle at compare match A.




Figure 11-5 Timing of Timer Output

Timing of Compare Match Clear: The timer counter is cleared when compare match A or B occurs, depending on the setting of the CCLR1 and CCLR0 bits in TCR. Figure 11-6 shows the timing of this operation.

Ø	
Compare match signal	
TCNT	N H'00

Figure 11-6 Timing of Compare Match Clear

11.3.3 Timing of External RESET on TCNT

TCNT is cleared at the rising edge of an external reset input, depending on the settings of the CCLR1 and CCLR0 bits in TCR. The clear pulse width must be at least 1.5 states. Figure 11-7 shows the timing of this operation.

Ø	
External reset input pin	
Clear signal	
TCNT	N-1 N H'00

Figure 11-7 Timing of External Reset

11.3.4 Timing of Overflow Flag (OVF) Setting

The OVF in TCSR is set to 1 when the timer count overflows (changes from H'FF to H'00). Figure 11-8 shows the timing of this operation.

Ø		
TCNT	H'FF H'00	
Overflow signal		
OVF		

Figure 11-8 Timing of OVF Setting

HITACHI

11.3.5 Operation with Cascaded Connection

If bits CKS2 to CKS0 in either TCR0 or TCR1 are set to B'100, the 8-bit timers of the two channels are cascaded. With this configuration, a single 16-bit timer could be used (16-bit timer mode) or compare matches of the 8-bit timer channel 0 could be counted by the timer of channel 1 (compare match counter mode). In this case, the timer operates as below.

16-Bit Counter Mode: When bits CKS2 to CKS0 in TCR0 are set to B'100, the timer functions as a single 16-bit timer with channel 0 occupying the upper 8 bits and channel 1 occupying the lower 8 bits.

- Setting of compare match flags
 - The CMF flag in TCSR0 is set to 1 when a 16-bit compare match event occurs.
 - The CMF flag in TCSR1 is set to 1 when a lower 8-bit compare match event occurs.
- Counter clear specification
 - If the CCLR1 and CCLR0 bits in TCR0 have been set for counter clear at compare match, the 16-bit counter (TCNT0 and TCNT1 together) is cleared when a 16-bit compare match event occurs. The 16-bit counter (TCNT0 and TCNT1 together) is cleared even if counter clear by the TMRI01 pin has also been set.
 - The settings of the CCLR1 and CCLR0 bits in TCR1 are ignored. The lower 8 bits cannot be cleared independently.
- Pin output
 - Control of output from the TMO0 pin by bits OS3 to OS0 in TCSR0 is in accordance with the 16-bit compare match conditions.
 - Control of output from the TMO1 pin by bits OS3 to OS0 in TCSR1 is in accordance with the lower 8-bit compare match conditions.

Compare Match Counter Mode: When bits CKS2 to CKS0 in TCR1 are B'100, TCNT1 counts compare match A's for channel 0.

Channels 0 and 1 are controlled independently. Conditions such as setting of the CMF flag, generation of interrupts, output from the TMO pin, and counter clear are in accordance with the settings for each channel.

Note on Usage: If the 16-bit counter mode and compare match counter mode are set simultaneously, the input clock pulses for TCNT0 and TCNT1 are not generated and thus the counters will stop operating. Software should therefore avoid using both these modes.

392

11.4 Interrupts

11.4.1 Interrupt Sources and DTC Activation

There are three 8-bit timer interrupt sources: CMIA, CMIB, and OVI. Their relative priorities are shown in Table 11-3. Each interrupt source is set as enabled or disabled by the corresponding interrupt enable bit in TCR, and independent interrupt requests are sent for each to the interrupt controller. It is also possible to activate the DTC by means of CMIA and CMIB interrupts.

Interrupt Source	Description	DTC Activation	Priority
CMIA0	Interrupt by CMFA	Possible	High
CMIB0	Interrupt by CMFB	Possible	▲
OVI0	Interrupt by OVF	Not possible	
CMIA1	Interrupt by CMFA	Possible	
CMIB1	Interrupt by CMFB	Possible	
OVI1	Interrupt by OVF	Not possible	Low
	CMIA0 CMIB0 OVI0 CMIA1 CMIB1	CMIA0Interrupt by CMFACMIB0Interrupt by CMFBOVI0Interrupt by OVFCMIA1Interrupt by CMFACMIB1Interrupt by CMFB	CMIA0Interrupt by CMFAPossibleCMIB0Interrupt by CMFBPossibleOVI0Interrupt by OVFNot possibleCMIA1Interrupt by CMFAPossibleCMIB1Interrupt by CMFBPossible

Table 11-3 8-Bit Timer Interrupt Sources

Note: This table shows the initial state immediately after a reset. The relative channel priorities can be changed by the interrupt controller.

11.4.2 A/D Converter Activation

The A/D converter can be activated only by channel 0 compare match A.

If the ADTE bit in TCSR0 is set to 1 when the CMFA flag is set to 1 by the occurrence of channel 0 compare match A, a request to start A/D conversion is sent to the A/D converter. If the 8-bit timer conversion start trigger has been selected on the A/D converter side at this time, A/D conversion is started.

HITACHI

11.5 Sample Application

In the example below, the 8-bit timer is used to generate a pulse output with a selected duty cycle, as shown in figure 11-9. The control bits are set as follows:

- [1] In TCR, bit CCLR1 is cleared to 0 and bit CCLR0 is set to 1 so that the timer counter is cleared when its value matches the constant in TCORA.
- [2] In TCSR, bits OS3 to OS0 are set to B'0110, causing the output to change to 1 at a TCORA compare match and to 0 at a TCORB compare match.

With these settings, the 8-bit timer provides output of pulses at a rate determined by TCORA with a pulse width determined by TCORB. No software intervention is required.




Figure 11-9 Example of Pulse Output

11.6 Usage Notes

Application programmers should note that the following kinds of contention can occur in the 8-bit timer.

11.6.1 Contention between TCNT Write and Clear

If a timer counter clock pulse is generated during the T2 state of a TCNT write cycle, the clear takes priority, so that the counter is cleared and the write is not performed.

Figure 11-10 shows this operation.




Figure 11-10 Contention between TCNT Write and Clear

HITACHI

11.6.2 Contention between TCNT Write and Increment

If a timer counter clock pulse is generated during the T2 state of a TCNT write cycle, the write takes priority and the counter is not incremented.

Figure 11-11 shows this operation.




Figure 11-11 Contention between TCNT Write and Increment

11.6.3 Contention between TCOR Write and Compare Match

During the T2 state of a TCOR write cycle, the TCOR write has priority and the compare match signal is disabled even if a compare match event occurs.




Figure 11-12 shows this operation.

Figure 11-12 Contention between TCOR Write and Compare Match

HITACHI

11.6.4 Contention between Compare Matches A and B

If compare match events A and B occur at the same time, the 8-bit timer operates in accordance with the priorities for the output statuses set for compare match A and compare match B, as shown in table 11-4.

Table 11-4Timer Output Priorities

Output Setting	Priority
Toggle output	High
1 output	A
0 output	
No change	Low

11.6.5 Switching of Internal Clocks and TCNT Operation

TCNT may increment erroneously when the internal clock is switched over. Table 11-5 shows the relationship between the timing at which the internal clock is switched (by writing to the CKS1 and CKS0 bits) and the TCNT operation.

When the TCNT clock is generated from an internal clock, the falling edge of the internal clock pulse is detected. If clock switching causes a change from high to low level, as shown in case 3 in table 11-5, a TCNT clock pulse is generated on the assumption that the switchover is a falling edge. This increments TCNT.

The erroneous incrementation can also happen when switching between internal and external clocks.

398




Table 11-5 Switching of Internal Clock and TCNT Operation

HITACHI




Table 11-5 Switching of Internal Clock and TCNT Operation (cont)

Notes: 1. Includes switching from low to stop, and from stop to low.

- 2. Includes switching from stop to high.
- 3. Includes switching from high to stop.
- 4. Generated on the assumption that the switchover is a falling edge; TCNT is incremented.

11.6.6 Interrupts and Module Stop Mode

If module stop mode is entered when an interrupt has been requested, it will not be possible to clear the CPU interrupt source or DTC activation source. Interrupts should therefore be disabled before entering module stop mode.

400

Section 12 Watchdog Timer (WDT)

12.1 Overview

The H8S/2237 Series and H8S/2227 Series have an on-chip watchdog timer/watch timer with two channels (WDT0 and WDT1). The watchdog timer can generate an internal reset signal if a system crash prevents the CPU from writing to the counter, allowing it to overflow.

When this watchdog function is not needed, the WDT can be used as an interval timer. In interval timer mode, an interval timer interrupt is generated each time the counter overflows.

12.1.1 Features

WDT features are listed below.

- Switchable between watchdog timer mode and interval timer mode
- Internal reset or internal interrupt generated when watchdog timer mode
 - WDT0

Choice of whether or not an internal reset (power-on reset or manual reset selectable) is effected when the counter overflows

— WDT1

Choice of internal power-on reset or NMI interrupt generation when the counter overflows

• Interrupt generation in interval timer mode

— An interval timer interrupt is generated when the counter overflows

- Choice of 8 (WDT0) or 16 (WDT1) counter input clocks
 - Maximum WDT interval: system clock period \times 131072 \times 256
 - Subclock can be selected for the WDT1 input counter

Maximum interval when the subclock is selected: subclock period $\times 256 \times 256$

• Selected clock can be output from the BUZZ output pin (WDT1)

HITACHI

12.1.2 Block Diagram

Figures 12.1 (a) and (b) show block diagrams of WDT0 and WDT1.




Figure 12.1 (a) Block Diagram of WDT0




Figure 12.1 (b) Block Diagram of WDT1

12.1.3 Pin Configuration

Table 12.1 describes the WDT input pin.

Table 12.1 WDT Pin

Name	Symbol	I/O	Function
Buzzer output	BUZZ	Output	Outputs clock selected by watchdog timer (WDT1)

HITACHI

12.1.4 Register Configuration

The WDT has five registers, as summarized in table 12.2. These registers control clock selection, WDT mode switching, the reset signal, etc.

Table 12.2 WDT Registers

					Add	lress*1
Channel	Name	Abbreviation	R/W	Initial Value	Write* ²	Read
0	Timer control/status register 0	TCSR0	R/(W)* ³	H'00	H'FF74	H'FF74
	Timer counter 0	TCNT0	R/W	H'00	H'FF74	H'FF75
	Reset control/status register	RSTCSR0	R/(W)* ³	H'1F	H'FF76	H'FF77
1	Timer control/status register 1	TCSR1	R/(W)* ³	H'00	H'FFA2	H'FFA2
	Timer counter 1	TCNT1	R/W	H'00	H'FFA2	H'FFA3
Common	Pin function control register	PFCR	R/W	H'0D/H'00*4	H'FDEB	H'FDEB

Notes: 1. Lower 16 bits of the address.

2. For details of write operations, see section 12.2.5, Notes on Register Access.


3. Only 0 can be written in bit 7, to clear the flag.

4. Initialized to H'0D in modes 4 and 5, and to H'00 in modes 6 and 7.

404

12.2 Register Descriptions

12.2.1 Timer Counter (TCNT)



TCNT is an 8-bit readable/writable* up-counter.

When the TME bit is set to 1 in TCSR, TCNT starts counting pulses generated from the internal clock source selected by bits CKS2 to CKS0 in TCSR. When the count overflows (changes from H'FF to H'00), the OVF flag in TCSR is set to 1.

TCNT is initialized to H'00 by a reset, in hardware standby mode, or when the TME bit is cleared to 0. It is not initialized in software standby mode.

Note: * TCNT is write-protected by a password to prevent accidental overwriting. For details see section 12.2.5, Notes on Register Access.

12.2.2 Timer Control/Status Register (TCSR)

• TCSR0

Bit	7	6	5	4	3	2	1	0
	OVF	WT/IT	TME	_	—	CKS2	CKS1	CKS0
Initial value	0	0	0	1	1	0	0	0
Read/Write	R/(W)*	R/W	R/W	_	_	R/W	R/W	R/W

Note: * Only 0 can be written, to clear the flag.

HITACHI

• TCSR1

Bit	7	6	5	4	3	2	1	0
	OVF	WT/IT	TME	PSS	RST/NMI	CKS2	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: * Only 0 can be written, to clear the flag.

TCSR is an 8-bit readable/writable* register. Its functions include selecting the clock source to be input to TCNT, and the timer mode.

TCR is initialized to H'18 (H'00) by a reset and in hardware standby mode. It is not initialized in software standby mode.

Note: * TCSR is write-protected by a password to prevent accidental overwriting. For details see section 12.2.5, Notes on Register Access.

Bit 7—Overflow Flag (OVF): A status flag that indicates that TCNT has overflowed from H'FF to H'00.

Bit 7

OVF	Description				
0	[Clearing conditions]	(Initial value)			
	 Write 0 in the TME bit (Only applies to WDT1) 				
	 Read TCSR when OVF = 1, then write 0 in OVFA 				
1	[Setting condition]				
	When TCNT overflows (changes from H'FF to H'00) When internal reset request generation is selected in watchdog tim cleared automatically by the internal reset.	ner mode, OVF is			

406

Bit 6—Timer Mode Select (WT/IT): Selects whether the WDT is used as a watchdog timer or interval timer. If WDT0 is used in watchdog timer mode, it can generate a reset when TCNT overflows. If WDT0 is used in interval timer mode, it generates a WOVI interrupt request to the CPU when TCNT overflows. When TCNT overflows, WDT1 generates a power-on reset or NMI interrupt request if used in watchdog timer mode, and a WOVI interrupt request if used in interval timer mode.

• WDT0 mode selection

WDT0 TCSR

WT/IT	Description						
0 Interval timer mode: Interval timer interrupt (WOVI) request is sent to							
	CPU when TCNT overflows	(Initial value)					
1	Watchdog timer mode: Internal reset can be selected	Watchdog timer mode: Internal reset can be selected when TCNT overflows*					
	r details of the case where TCNT overflows in watchdog t set Control/Status Register (RSTCSR).	imer mode, see section 12.2.3,					

• WDT1 mode selection

WDT1 TCSR

WT/ĪT	Description	
0	Interval timer mode: Interval timer interrupt (WOVI) rec CPU when TCNT overflows	quest is sent to (Initial value)
1	Watchdog timer mode: Power-on reset or NMI interrup when TCNT overflows	t request is sent to CPU

Bit 5—Timer Enable (TME): Selects whether TCNT runs or is halted.

Bit 5		
TME	Description	
0	TCNT is initialized to H'00 and count operation is halted	(Initial value)
1	TCNT counts	

WDT0 TCSR Bit 4—Reserved: This bit cannot be modified and is always read as 1.

HITACHI

WDT1 TCSR Bit 4—Prescaler Select (PSS): Selects the input clock source for TCNT in WDT1. For details, see the description of the CKS2 to CKS0 bits below.

WDT1 TCSR Bit 4

PSS	Description	
0	TCNT counts ø-based prescaler (PSM) divided clock pulses	(Initial value)
1	TCNT counts øSUB-based prescaler (PSS) divided clock pulses	

WDT0 TCSR Bit 3—Reserved: This bit cannot be modified and is always read as 1.

WDT1 TCSR Bit 3—Power-on Reset or NMI (RST/NMI): Specifies whether a power-on reset or NMI interrupt is requested on TCNT overflow in watchdog timer mode.

Bit 3

RST/NMI	Description	
0	An NMI interrupt is requested	(Initial value)
1	A power-on reset is requested	

Bits 2 to 0—Clock Select 2 to 0 (CKS2 to CKS0): These bits select an internal clock source, obtained by dividing the system clock (Ø), or subclock (ØSUB) for input to TCNT.

Bit 2	Bit 1	Bit 0		Description
CKS2	CKS1	CKS0	Clock	Overflow Period* (when ø = 10 MHz)
0	0	0	ø/2 (Initial value)	51.2 μs
		1	ø/64	1.6 ms
	1	0	ø/128	3.2 ms
		1	ø/512	13.2 ms
1	0	0	ø/2048	52.4 ms
		1	ø/8192	209.8 ms
	1	0	ø/32768	838.8 ms
		1	ø/131072	3.368 s

• WDT0 input clock selection

Note: * The overflow period is the time from when TCNT starts counting up from H'00 until overflow occurs.

408

• WDT1 input clock selection

Bit 4	Bit 2	Bit 1	Bit 0	Description			
PSS	CKS2	CKS1	CKS0	Clock	Overflow Period* (when $\emptyset = 10 \text{ MHz}$ and $\emptyset_{SUB} = 32.768 \text{ kHz}$)		
0	0	0	0	ø/2 (Initial value)	51.2 μs		
			1	ø/64	1.6 ms		
		1	0	ø/128	3.2 ms		
			1	ø/512	13.2 ms		
	1	0	0	ø/2048	52.4 ms		
			1	ø/8192	209.8 ms		
		1	0	ø/32768	838.8 ms		
			1	ø/131072	3.36 s		
1	0	0	0	øSUB/2	15.6 ms		
			1	øSUB/4	31.3 ms		
		1	0	øSUB/8	62.5 ms		
			1	øSUB/16	125 ms		
	1	0	0	øSUB/32	250 ms		
			1	øSUB/64	500 ms		
		1	0	øSUB/128	1 s		
			1	øSUB/256	2 s		

Note: * The overflow period is the time from when TCNT starts counting up from H'00 until overflow occurs.

HITACHI

12.2.3 Reset Control/Status Register (RSTCSR) (WDT0 Only)

Bit	7	6	5	4	3	2	1	0
	WOVF	RSTE	RSTS	—	—	_	—	—
Initial value	0	0	0	1	1	1	1	1
Read/Write	R/(W)*	R/W	R/W	—	—	—	—	—

Note: * Only 0 can be written, to clear the flag.

RSTCSR is an 8-bit readable/writable* register that controls the generation of the internal reset signal when TCNT overflows, and selects the type of internal reset signal.

RSTCSR is initialized to H'1F by a reset signal from the $\overline{\text{RES}}$ pin, but not by the internal reset signal caused by a WDT overflow.

Note: * RSTCSR is write-protected by a password to prevent accidental overwriting. For details see section 12.2.5, Notes on Register Access.

Bit 7—Watchdog Overflow Flag (WOVF): Indicates that TCNT has overflowed (from H'FF to H'00) during watchdog timer operation. This bit is not set in interval timer mode.

Bit 7		
WOVF	 Description	
0	[Clearing condition]	(Initial value)
	Cleared by reading TCSR when WOVF = 1, then writing 0 to WOVF	
1	[Setting condition]	
	When TCNT overflows (from H'FF to H'00) in watchdog timer mode	

Bit 6—Reset Enable (RSTE): Specifies whether or not an internal reset signal is generated if TCNT overflows in watchdog timer mode.

Bit 6

RSTE	Description	
0	No internal reset when TCNT overflows*	(Initial value)
1	Internal reset is generated when TCNT overflows	

Note: * The chip is not reset internally, but TCNT and TCSR in WDT0 are reset.

Bit 5—Reset Select (RSTS): Selects the type of internal reset generated if TCNT overflows in watchdog timer mode.

For details of the types of resets, see section 4, Exception Handling.

Description	
Power-on reset	(Initial value)
Manual reset	
	Power-on reset

Bits 4 to 0—Reserved: These bits cannot be modified and are always read as 1.

HITACHI

12.2.4 Pin Function Control Register (PFCR)

Bit	7	6	5	4	3	2	1	0
	—	_	BUZZE	_	AE3	AE2	AE1	AE0
Modes 4 and 5					•			
Initial value	0	0	0	0	1	1	0	1
Modes 6 and 7								
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PFCR is an 8-bit readable/writable register that performs address output control in external expanded mode.

Only bit 5 is described here. For details of the other bits, see section 7.2.6, Pin Function Control Register (PFCR).

Bit 5—BUZZ Output Enable (BUZZE): Enables or disables BUZZ output from the PF1 pin. The WDT1 input clock selected with bits PSS and CKS2 to CKS0 is output as the BUZZ signal.

Bit 5		
BUZZE	 Description	
0	Functions as PF1 I/O pin	(Initial value)
1	Functions as BUZZ output pin	

12.2.5 Notes on Register Access

The watchdog timer's TCNT, TCSR, and RSTCSR registers differ from other registers in being more difficult to write to. The procedures for writing to and reading these registers are given below.

Writing to TCNT and TCSR: These registers must be written to by a word transfer instruction. They cannot be written to with byte transfer instructions.

Figure 12.2 shows the format of data written to TCNT and TCSR. TCNT and TCSR both have the same write address. For a write to TCNT, the upper byte of the written word must contain H'5A and the lower byte must contain the write data. For a write to TCSR, the upper byte of the written word must contain H'A5 and the lower byte must contain the write data. This transfers the write data from the lower byte to TCNT or TCSR.




Figure 12.2 Format of Data Written to TCNT and TCSR (Example of WDT0)

Writing to RSTCSR: RSTCSR must be written to by a word transfer to address H'FFBE. It cannot be written to with byte instructions.

Figure 12-3 shows the format of data written to RSTCSR. The method of writing 0 to the WOVF bit differs from that for writing to the RSTE and RSTS bits.

To write 0 to the WOVF bit, the upper byte of the written word must contain H'A5 and the lower byte must contain H'00. This clears the WOVF bit to 0, but has no effect on the RSTE and RSTS bits. To write to the RSTE and RSTS bits, the upper byte must contain H'5A and the lower byte must contain the write data. This writes the values in bits 6 and 5 of the lower byte into the RSTE and RSTS bits, but has no effect on the WOVF bit.

HITACHI

Writing 0 to WOVF bit	15		87	,	0
Address: H'FFBE		H'A5		H'00	
Writing to RSTE and RSTS bits					
	15		8 7	, 	0
Address: H'FFBE		H'5A		Write data	

Figure 12-3 Format of Data Written to RSTCSR (Example of WDT0)

Reading TCNT, TCSR, and RSTCSR (Example of WDT0): These registers are read in the same way as other registers. The read addresses are H'FF74 for TCSR, H'FF75 for TCNT, and H'FF77 for RSTCSR.

12.3 Operation

12.3.1 Watchdog Timer Operation

To use the WDT as a watchdog timer, set the WT/ $\overline{\text{IT}}$ and TME bits in TCSR to 1. Software must prevent TCNT overflows by rewriting the TCNT value (normally by writing H'00) before overflow occurs. This ensures that TCNT does not overflow while the system is operating normally.

In this way, TCNT will not overflow while the system is operating normally, but if TCNT is not rewritten and overflows because of a system crash or other error, in the case of WDT0, if the RSTE bit in RSTCSR is set to 1 beforehand, a signal is generated that effects an internal chip reset. Either a power-on reset or a manual reset can be selected with the RSTS bit in RSTCSR. The internal reset signal is output for 518 states. This is illustrated in figure 12-4 (a).

If a reset caused by an input signal from the $\overline{\text{RES}}$ pin and a reset caused by WDT overflow occur simultaneously, the $\overline{\text{RES}}$ pin reset has priority, and the WOVF bit in RSTCSR is cleared to 0.

In the case of WDT1, the chip is reset, or an NMI interrupt request is generated, for 516 system clock periods (516 \emptyset) (515 or 516 clock periods when the clock source is \emptyset sub (PSS = 1)). This is illustrated in figure 12-4.

An NMI interrupt request from the watchdog timer and an interrupt request from the NMI pin are handled via the same vector. Simultaneous handling of a watchdog timer NMI interrupt request and an NMI pin interrupt request must therefore be avoided.

HITACHI




Figure 12-4 Operation in Watchdog Timer Mode

12.3.2 Interval Timer Operation

To use the WDT as an interval timer, clear the WT/\overline{IT} bit in TCSR to 0 and set the TME bit to 1. An interval timer interrupt (WOVI) is generated each time TCNT overflows, provided that the WDT is operating as an interval timer, as shown in figure 12.5. This function can be used to generate interrupt requests at regular intervals.




Figure 12.5 Operation in Interval Timer Mode

HITACHI

12.3.3 Timing of Setting of Overflow Flag (OVF)

The OVF flag is set to 1 if TCNT overflows during interval timer operation. At the same time, an interval timer interrupt (WOVI) is requested. This timing is shown in figure 12.6.

If NMI request generation is selected in watchdog timer mode, when TCNT overflows the OVF bit in TCSR is set to 1 and at the same time an NMI interrupt is requested.




Figure 12.6 Timing of OVF Setting

12.3.4 Timing of Setting of Watchdog Timer Overflow Flag (WOVF)

With WDT0, the WOVF bit in RSTCSR is set to 1 if TCNT overflows in watchdog timer mode. If TCNT overflows while the RSTE bit in RSTCSR is set to 1, an internal reset signal is generated for the entire chip. This timing is illustrated in figure 12-7.

418




Figure 12-7 Timing of WOVF Setting

12.4 Interrupts

During interval timer mode operation, an overflow generates an interval timer interrupt (WOVI). The interval timer interrupt is requested whenever the OVF flag is set to 1 in TCSR. OVF must be cleared to 0 in the interrupt handling routine. When NMI interrupt request generation is selected in watchdog timer mode, an overflow generates an NMI interrupt request.

12.5 Usage Notes

12.5.1 Contention between Timer Counter (TCNT) Write and Increment

If a timer counter clock pulse is generated during the T2 state of a TCNT write cycle, the write takes priority and the timer counter is not incremented. Figure 12.8 shows this operation.




Figure 12.8 Contention between TCNT Write and Increment

12.5.2 Changing Value of PSS and CKS2 to CKS0

If bits PSS and CKS2 to CKS0 in TCSR are written to while the WDT is operating, errors could occur in the incrementation. Software must stop the watchdog timer (by clearing the TME bit to 0) before changing the value of bits PSS and CKS2 to CKS0.

12.5.3 Switching between Watchdog Timer Mode and Interval Timer Mode

If the mode is switched from watchdog timer to interval timer, or vice versa, while the WDT is operating, errors could occur in the incrementation. Software must stop the watchdog timer (by clearing the TME bit to 0) before switching the mode.

420

12.5.4 Internal Reset in Watchdog Timer Mode

If the RSTE bit is cleared to 0 in watchdog timer mode, the chip will not be reset internally if TCNT overflows, but TCNT0 and TCSR0 in WDT0 will be reset.

TCNT, TCSR, and RSTCR cannot be written to for a 132-state interval after overflow occurs, and a read of the WOVF flag is not recognized during this time. It is therefore necessary to wait for 132 states after overflow occurs before writing 0 to the WOVF flag to clear it.

HITACHI

422

Section 13 Serial Communication Interface (SCI)

13.1 Overview

The H8S/2237 Series and H8S/2227 Series are equipped with mutually independent serial communication interface (SCI) channels. The SCI can handle both asynchronous and clocked synchronous serial communication. A function is also provided for serial communication between processors (multiprocessor communication function).

13.1.1 Features

SCI features are listed below.

- On-chip channels
 H8S/2237 Series: 4 on-chip channels (channels 0, 1, 2, 3)
 H8S/2227 Series: 3 on-chip channels (channels 0, 1, 3)
- Choice of asynchronous or clocked synchronous serial communication mode

Asynchronous mode

 Serial data communication executed using asynchronous system in which synchronization is achieved character by character

Serial data communication can be carried out with standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA)

- A multiprocessor communication function is provided that enables serial data communication with a number of processors
- Choice of 12 serial data transfer formats

Data length	:	7 or 8 bits
Stop bit length	:	1 or 2 bits
Parity	:	Even, odd, or none
Multiprocessor bit	:	1 or 0
 Receive error detection	:	Parity, overrun, and framing errors
 Break detection	:	Break can be detected by reading the RxD pin level directly in case of a framing error

Clocked Synchronous mode

- Serial data communication synchronized with a clock

Serial data communication can be carried out with other chips that have a synchronous communication function

HITACHI

- One serial data transfer format
 - Data length : 8 bits
- Receive error detection : Overrun errors detected
- Full-duplex communication capability
 - The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously
 - Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data
- Choice of LSB-first or MSB-first transfer
 - Can be selected regardless of the communication mode* (except in the case of asynchronous mode 7-bit data)
 Note: * Descriptions in this section refer to LSB-first transfer.
- On-chip baud rate generator allows any bit rate to be selected
- Choice of serial clock source: internal clock from baud rate generator or external clock from SCK pin
- Four interrupt sources
 - Four interrupt sources transmit-data-empty, transmit-end, receive-data-full, and receive error that can issue requests independently
 - The transmit-data-empty interrupt and receive data full interrupts can activate the data transfer controller (DTC) to execute data transfer
- Module stop mode can be set
 - As the initial setting, SCI operation is halted. Register access is enabled by exiting module stop mode.

13.1.2 Block Diagram

Figure 13-1 shows a block diagram of the SCI.




Figure 13-1 Block Diagram of SCI

HITACHI

13.1.3 Pin Configuration

Table 13-1 shows the serial pins for each SCI channel.

Channel	Pin Name	Symbol	I/O	Function
0	Serial clock pin 0	SCK0	I/O	SCI0 clock input/output
	Receive data pin 0	RxD0	Input	SCI0 receive data input
	Transmit data pin 0	TxD0	Output	SCI0 transmit data output
1	Serial clock pin 1	SCK1	I/O	SCI1 clock input/output
	Receive data pin 1	RxD1	Input	SCI1 receive data input
	Transmit data pin 1	TxD1	Output	SCI1 transmit data output
2*	Serial clock pin 2	SCK2	I/O	SCI2 clock input/output
	Receive data pin 2	RxD2	Input	SCI2 receive data input
	Transmit data pin 2	TxD2	Output	SCI2 transmit data output
3	Serial clock pin 3	SCK3	I/O	SCI3 clock input/output
	Receive data pin 3	RxD3	Input	SCI3 receive data input
	Transmit data pin 3	TxD3	Output	SCI3 transmit data output

Table 13-1 SCI Pins

Notes: Pin names SCK, RxD, and TxD are used in the text for all channels, omitting the channel designation.

* Applies to the H8S/2237 Series only.

426

13.1.4 Register Configuration

The SCI has the internal registers shown in table 13-2. These registers are used to specify asynchronous mode or clocked synchronous mode, the data format , and the bit rate, and to control transmitter/receiver.

Channel	Name	Abbreviation	R/W	Initial Value	Address*1
0	Serial mode register 0	SMR0	R/W	H'00	H'FF78
	Bit rate register 0	BRR0	R/W	H'FF	H'FF79
	Serial control register 0	SCR0	R/W	H'00	H'FF7A
	Transmit data register 0	TDR0	R/W	H'FF	H'FF7B
	Serial status register 0	SSR0	R/(W)*2	H'84	H'FF7C
	Receive data register 0	RDR0	R	H'00	H'FF7D
	Smart card mode register 0	SCMR0	R/W	H'F2	H'FF7E
1	Serial mode register 1	SMR1	R/W	H'00	H'FF80
	Bit rate register 1	BRR1	R/W	H'FF	H'FF81
	Serial control register 1	SCR1	R/W	H'00	H'FF82
	Transmit data register 1	TDR1	R/W	H'FF	H'FF83
	Serial status register 1	SSR1	R/(W)*2	H'84	H'FF84
	Receive data register 1	RDR1	R	H'00	H'FF85
	Smart card mode register 1	SCMR1	R/W	H'F2	H'FF86
2* ³	Serial mode register 2	SMR2	R/W	H'00	H'FF88
	Bit rate register 2	BRR2	R/W	H'FF	H'FF89
	Serial control register 2	SCR2	R/W	H'00	H'FF8A
	Transmit data register 2	TDR2	R/W	H'FF	H'FF8B
	Serial status register 2	SSR2	R/(W)*2	H'84	H'FF8C
	Receive data register 2	RDR2	R	H'00	H'FF8D
	Smart card mode register 2	SCMR2	R/W	H'F2	H'FF8E

Table 13-2 SCI Registers

HITACHI

Table 13-2 SCI Registers (cont)

Channel	Name	Abbreviation	R/W	Initial Value	Address*1
3	Serial mode register 3	SMR3	R/W	H'00	H'FDD0
	Bit rate register 3	BRR3	R/W	H'FF	H'FDD1
	Serial control register 3	SCR3	R/W	H'00	H'FDD2
	Transmit data register 3	TDR3	R/W	H'FF	H'FDD3
	Serial status register 3	SSR3	R/(W)*2	H'84	H'FDD4
	Receive data register 3	RDR3	R	H'00	H'FDD5
	Smart card mode register 3	SCMR3	R/W	H'F2	H'FDD6
All	Module stop control register B	MSTPCRB	R/W	H'FF	H'FDE9
_	Module stop control register C	MSTPCRC	R/W	H'FF	H'FDEA


Notes: 1. Lower 16 bits of the address.

2. Can only be written with 0 for flag clearing.

3. Applies to the H8S/2237 Series only.

13.2 Register Descriptions

13.2.1 Receive Shift Register (RSR)




RSR is a register used to receive serial data.

The SCI sets serial data input from the RxD pin in RSR in the order received, starting with the LSB (bit 0), and converts it to parallel data. When one byte of data has been received, it is transferred to RDR automatically.

RSR cannot be directly read or written to by the CPU.

13.2.2 Receive Data Register (RDR)



RDR is a register that stores received serial data.

When the SCI has received one byte of serial data, it transfers the received serial data from RSR to RDR where it is stored, and completes the receive operation. After this, RSR is receive-enabled.


Since RSR and RDR function as a double buffer in this way, enables continuous receive operations to be performed.

RDR is a read-only register, and cannot be written to by the CPU.

RDR is initialized to H'00 by a reset, in standby mode, watch mode, subactive mode, and subsleep mode or module stop mode.

HITACHI

13.2.3 Transmit Shift Register (TSR)




TSR is a register used to transmit serial data.

To perform serial data transmission, the SCI first transfers transmit data from TDR to TSR, then sends the data to the TxD pin starting with the LSB (bit 0).

When transmission of one byte is completed, the next transmit data is transferred from TDR to TSR, and transmission started, automatically. However, data transfer from TDR to TSR is not performed if the TDRE bit in SSR is set to 1.

TSR cannot be directly read or written to by the CPU.

13.2.4 Transmit Data Register (TDR)



TDR is an 8-bit register that stores data for serial transmission.

When the SCI detects that TSR is empty, it transfers the transmit data written in TDR to TSR and starts serial transmission. Continuous serial transmission can be carried out by writing the next transmit data to TDR during serial transmission of the data in TSR.

TDR can be read or written to by the CPU at all times.

TDR is initialized to H'FF by a reset, in standby mode, watch mode, subactive mode, and subsleep mode or module stop mode.

430

13.2.5 Serial Mode Register (SMR)

Bit	:	7	6	5	4	3	2	1	0
		C/Ā	CHR	PE	O/Ē	STOP	MP	CKS1	CKS0
Initial valu	e :	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SMR is an 8-bit register used to set the SCI's serial transfer format and select the baud rate generator clock source.

SMR can be read or written to by the CPU at all times.

SMR is initialized to H'00 by a reset and in hardware standby mode. It retains its previous state in module stop mode, software standby mode, watch mode, subactive mode, and subsleep mode.

Bit 7—Communication Mode (C/\overline{A}): Selects asynchronous mode or clocked synchronous mode as the SCI operating mode.

Bit 7		
C/A	Description	
0	Asynchronous mode	(Initial value)
1	Clocked synchronous mode	

Bit 6—Character Length (CHR): Selects 7 or 8 bits as the data length in asynchronous mode. In clocked synchronous mode, a fixed data length of 8 bits is used regardless of the CHR setting.

Bit 6

CHR	Description	
0	8-bit data	(Initial value)
1	7-bit data*	

Note: * When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted, and it is not possible to choose between LSB-first or MSB-first transfer.

Bit 5—Parity Enable (PE): In asynchronous mode, selects whether or not parity bit addition is performed in transmission, and parity bit checking in reception. In clocked synchronous mode with a multiprocessor format, parity bit addition and checking is not performed, regardless of the PE bit setting.

Bit 5

PE	Description	
0	Parity bit addition and checking disabled	(Initial value)
1	Parity bit addition and checking enabled*	

Note:* When the PE bit is set to 1, the parity (even or odd) specified by the O/\overline{E} bit is added to transmit data before transmission. In reception, the parity bit is checked for the parity (even or odd) specified by the O/\overline{E} bit.

Bit 4—Parity Mode (O/\overline{E}) : Selects either even or odd parity for use in parity addition and checking.

The O/\overline{E} bit setting is only valid when the PE bit is set to 1, enabling parity bit addition and checking, in asynchronous mode. The O/\overline{E} bit setting is invalid in clocked synchronous mode, when parity addition and checking is disabled in asynchronous mode, and when a multiprocessor format is used.

Bit 4

O/E	Description
0	Even parity*1 (Initial value)
1	Odd parity* ²
Notes: 1.	When even parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is even.

In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is even.

 When odd parity is set, parity bit addition is performed in transmission so that the total number of 1 bits in the transmit character plus the parity bit is odd.
 In reception, a check is performed to see if the total number of 1 bits in the receive character plus the parity bit is odd.

HITACHI

Bit 3—Stop Bit Length (STOP): Selects 1 or 2 bits as the stop bit length in asynchronous mode. The STOP bits setting is only valid in asynchronous mode. If clocked synchronous mode is set the STOP bit setting is invalid since stop bits are not added.

Bit 3		
STOP	Description	
0	1 stop bit: In transmission, a single 1 bit (stop bit) is added to the end of a transmit character before it is sent.	(Initial value)
1	2 stop bits: In transmission, two 1 bits (stop bits) are added to the end c character before it is sent.	f a transmit

In reception, only the first stop bit is checked, regardless of the STOP bit setting. If the second stop bit is 1, it is treated as a stop bit; if it is 0, it is treated as the start bit of the next transmit character.

Bit 2—Multiprocessor Mode (MP): Selects multiprocessor format. When multiprocessor format is selected, the PE bit and O/\overline{E} bit parity settings are invalid. The MP bit setting is only valid in asynchronous mode; it is invalid in clocked synchronous mode.

For details of the multiprocessor communication function, see section 13.3.3, Multiprocessor Communication Function.

04.0

DIT Z		
MP	Description	
0	Multiprocessor function disabled	(Initial value)
1	Multiprocessor format selected	

Bits 1 and 0—Clock Select 1 and 0 (CKS1, CKS0): These bits select the clock source for the baud rate generator. The clock source can be selected from ϕ , $\phi/4$, $\phi/16$, and $\phi/64$, according to the setting of bits CKS1 and CKS0.

For the relation between the clock source, the bit rate register setting, and the baud rate, see section 13.2.8, Bit Rate Register.

Bit 1	Bit 0		
CKS1	CKS0	Description	
0	0	ø clock	(Initial value)
	1	ø/4 clock	
1	0	ø/16 clock	
	1	ø/64 clock	

13.2.6 Serial Control Register (SCR)

Bit	:	7	6	5	4	3	2	1	0
		TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
Initial va	lue :	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SCR is a register that performs enabling or disabling of SCI transfer operations, serial clock output in asynchronous mode, and interrupt requests, and selection of the serial clock source.

SCR can be read or written to by the CPU at all times.

SCR is initialized to H'00 by a reset and in hardware standby mode. It retains its previous state in module stop mode, software standby mode, watch mode, subactive mode, and subsleep mode.

Bit 7—Transmit Interrupt Enable (TIE): Enables or disables transmit data empty interrupt (TXI) request generation when serial transmit data is transferred from TDR to TSR and the TDRE flag in SSR is set to 1.

Bit 7

TIE	Description	
0	Transmit data empty interrupt (TXI) requests disabled*	(Initial value)
1	Transmit data empty interrupt (TXI) requests enabled	

Note:* TXI interrupt request cancellation can be performed by reading 1 from the TDRE flag, then clearing it to 0, or clearing the TIE bit to 0.

Bit 6—Receive Interrupt Enable (RIE): Enables or disables receive data full interrupt (RXI) request and receive error interrupt (ERI) request generation when serial receive data is transferred from RSR to RDR and the RDRF flag in SSR is set to 1.

Bit 6

RIE	Description					
0	Receive data full interrupt (RXI) request and receive error interrupt (ERI) request disabled* (Initial value)					
1	Receive data full interrupt (RXI) request and receive error interrupt (ERI) request enabled					

Note:* RXI and ERI interrupt request cancellation can be performed by reading 1 from the RDRF flag, or the FER, PER, or ORER flag, then clearing the flag to 0, or clearing the RIE bit to 0.

Bit 5—Transmit Enable (TE): Enables or disables the start of serial transmission by the SCI.

Bit 5		
TE	Description	
0	Transmission disabled*1	(Initial value)
1	Transmission enabled*2	
Notes:	1. The TDRE flag in SSR is fixed at 1.	

 In this state, serial transmission is started when transmit data is written to TDR and the TDRE flag in SSR is cleared to 0.
 SMR setting must be performed to decide the transfer format before setting the TE bit to 1.

Bit 4—Receive Enable (RE): Enables or disables the start of serial reception by the SCI.

Bit 4

RE	Description	
0	Reception disabled*1	(Initial value)
1	Reception enabled* ²	
Notes:	1. Clearing the RE bit to 0 does not affect the RDR	F, FER, PER, and ORER flags, which

Notes: 1. Clearing the RE bit to 0 does not affect the RDRF, FER, PER, and ORER flags, which retain their states.

 Serial reception is started in this state when a start bit is detected in asynchronous mode or serial clock input is detected in clocked synchronous mode.
 SMR setting must be performed to decide the transfer format before setting the RE bit to 1.

HITACHI

Bit 3—Multiprocessor Interrupt Enable (MPIE): Enables or disables multiprocessor interrupts. The MPIE bit setting is only valid in asynchronous mode when the MP bit in SMR is set to 1.

The MPIE bit setting is invalid in clocked synchronous mode or when the MP bit is cleared to 0.

Bit 3		
MPIE	Description	
0	Multiprocessor interrupts disabled (normal reception performed)	(Initial value)
	[Clearing conditions]	
	When the MPIE bit is cleared to 0	
	When MPB= 1 data is received	
1	Multiprocessor interrupts enabled*	
	Receive interrupt (RXI) requests, receive error interrupt (ERI) requered of the RDRF, FER, and ORER flags in SSR are disabled until data with multiprocessor bit set to 1 is received.	, 0
r p	When receive data including MPB = 0 is received, receive data transfer free eceive error detection, and setting of the RDRF, FER, and ORER flags i erformed. When receive data including MPB = 1 is received, the MPB b , the MPIE bit is cleared to 0 automatically, and generation of RXI and E	n SSR , is not it in SSR is set to

(when the TIE and RIE bits in SCR are set to 1) and FER and ORER flag setting is enabled.

Bit 2—Transmit End Interrupt Enable (TEIE): Enables or disables transmit end interrupt (TEI) request generation when there is no valid transmit data in TDR in MSB data transmission.

Bit 2		
TEIE	Description	
0	Transmit end interrupt (TEI) request disabled*	(Initial value)
1	Transmit end interrupt (TEI) request enabled*	

Note: * TEI cancellation can be performed by reading 1 from the TDRE flag in SSR, then clearing it to 0 and clearing the TEND flag to 0, or clearing the TEIE bit to 0.

HITACHI

Bits 1 and 0—Clock Enable 1 and 0 (CKE1, CKE0): These bits are used to select the SCI clock source and enable or disable clock output from the SCK pin. The combination of the CKE1 and CKE0 bits determines whether the SCK pin functions as an I/O port, the serial clock output pin, or the serial clock input pin.

The setting of the CKE0 bit, however, is only valid for internal clock operation (CKE1 = 0) in asynchronous mode. The CKE0 bit setting is invalid in clocked synchronous mode, and in the case of external clock operation (CKE1 = 1). Note that the SCI's operating mode must be decided using SMR after setting the CKE1 and CKE0 bits.

Bit 1 Bit 0 CKE1 CKE0 Description 0 0 Internal clock/SCK pin functions as I/O port*1 Asynchronous mode Internal clock/SCK pin functions as serial clock Clocked synchronous output mode 1 Internal clock/SCK pin functions as clock output*2 Asynchronous mode Clocked synchronous Internal clock/SCK pin functions as serial clock mode output 1 0 External clock/SCK pin functions as clock input*3 Asynchronous mode **Clocked synchronous** External clock/SCK pin functions as serial clock mode input 1 Asynchronous mode External clock/SCK pin functions as clock input*3 Clocked synchronous External clock/SCK pin functions as serial clock mode input

For details of clock source selection, see table 13.9 in section 13.3, Operation.

Notes: 1. Initial value

2. Outputs a clock of the same frequency as the bit rate.

3. Inputs a clock with a frequency 16 times the bit rate.

HITACHI

13.2.7 Serial Status Register (SSR)

Bit	:	7	6	5	4	3	2	1	0
		TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
Initial val	ue :	1	0	0	0	0	1	0	0
R/W	:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/W

Note: Only 0 can be written, to clear the flag.

SSR is an 8-bit register containing status flags that indicate the operating status of the SCI, and multiprocessor bits.

SSR can be read or written to by the CPU at all times. However, 1 cannot be written to flags TDRE, RDRF, ORER, PER, and FER. Also note that in order to clear these flags they must be read as 1 beforehand. The TEND flag and MPB flag are read-only flags and cannot be modified.

SSR is initialized to H'84 by a reset, in standby mode, watch mode, subactive mode, and subsleep mode or module stop mode.

Bit 7—Transmit Data Register Empty (TDRE): Indicates that data has been transferred from TDR to TSR and the next serial data can be written to TDR.

Bit 7	
TDRE	Description
0	 [Clearing conditions] When 0 is written to TDRE after reading TDRE = 1 When the DTC is activated by a TXI interrupt and writes data to TDR
1	 [Setting conditions] (Initial value When the TE bit in SCR is 0 When data is transferred from TDR to TSR and data can be written to TDR

438

Bit 6	
RDRF	Description
0	[Clearing conditions] (Initial value)
	 When 0 is written to RDRF after reading RDRF = 1
	 When the DTC is activated by an RXI interrupt and reads data from RDR
1	[Setting condition]
	When serial reception ends normally and receive data is transferred from RSR to RDR
Note:	RDR and the RDRF flag are not affected and retain their previous values when an error is
	detected during reception or when the RE bit in SCR is cleared to 0.
	If reception of the next data is completed while the RDRF flag is still set to 1, an overrun

error will occur and the receive data will be lost.

Bit 5—Overrun Error (ORER): Indicates that an overrun error occurred during reception, causing abnormal termination.

Bit 5

ORER	Description
0	[Clearing condition] (Initial value)*1
	When 0 is written to ORER after reading ORER = 1
1	[Setting condition]
	When the next serial reception is completed while RDRF = 1
Notes: 1	. The ORER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
2	P. The receive data prior to the overrun error is retained in RDR, and the data received subsequently is lost. Also, subsequent serial reception cannot be continued while the ORER flag is set to 1. In clocked synchronous mode, serial transmission cannot be continued, either.

Bit 4—Framing Error (FER): Indicates that a framing error occurred during reception in asynchronous mode, causing abnormal termination.

Bit 4

FER		Description	
0		[Clearing condition]	(Initial value)*1
		 When 0 is written to FER after reading FER = 1 	
1		[Setting condition]	
		When the SCI checks whether the stop bit at the end of the receive d reception ends, and the stop bit is 0 \ast^2	lata when
Notes:	1.	The FER flag is not affected and retains its previous state when the R cleared to 0.	E bit in SCR is
	2.	In 2-stop-bit mode, only the first stop bit is checked for a value of 0; th is not checked. If a framing error occurs, the receive data is transferre RDRF flag is not set. Also, subsequent serial reception cannot be con FER flag is set to 1. In clocked synchronous mode, serial transmission continued, either.	d to RDR but the tinued while the

Bit 3—Parity Error (PER): Indicates that a parity error occurred during reception using parity addition in asynchronous mode, causing abnormal termination.

Bit 3	
PER	 Description
0	[Clearing condition] (Initial value)* ¹ When 0 is written to PER after reading PER = 1
1	[Setting condition] When, in reception, the number of 1 bits in the receive data plus the parity bit does not match the parity setting (even or odd) specified by the O/Ē bit in SMR* ²
Notes: 1	. The PER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
2	. If a parity error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Also, subsequent serial reception cannot be continued while the PER flag is set to

1. In clocked synchronous mode, serial transmission cannot be continued, either.

440

Bit 2—Transmit End (TEND): Indicates that there is no valid data in TDR when the last bit of the transmit character is sent, and transmission has been ended.

The TEND flag is read-only and cannot be modified.

Bit 2		
TEND	Description	
0	[Clearing conditions]	
	 When 0 is written to TDRE after reading TDRE = 1 	
	When the DTC is activated by a TXI interrupt and writes	data to TDR
1	[Setting conditions]	(Initial value)
	When the TE bit in SCR is 0	
	• When TDRE = 1 at transmission of the last bit of a 1-byt	e serial transmit character

Bit 1—Multiprocessor Bit (MPB): When reception is performed using multiprocessor format in asynchronous mode, MPB stores the multiprocessor bit in the receive data.

MPB is a read-only bit, and cannot be modified.

Bit 1

MPB	Description	
0	[Clearing condition] When data with a 0 multiprocessor bit is received	(Initial value)*
1	[Setting condition] When data with a 1 multiprocessor bit is received	

Note: * Retains its previous state when the RE bit in SCR is cleared to 0 with multiprocessor format.


Bit 0—Multiprocessor Bit Transfer (MPBT): When transmission is performed using multiprocessor format in asynchronous mode, MPBT stores the multiprocessor bit to be added to the transmit data.

The MPBT bit setting is invalid when multiprocessor format is not used, when not transmitting, and in clocked synchronous mode.

Bit 0

MPBT	Description	
0	Data with a 0 multiprocessor bit is transmitted	(Initial value)
1	Data with a 1 multiprocessor bit is transmitted	

13.2.8 Bit Rate Register (BRR)



BRR is an 8-bit register that sets the serial transfer bit rate in accordance with the baud rate generator operating clock selected by bits CKS1 and CKS0 in SMR.

BRR can be read or written to by the CPU at all times.

BRR is initialized to H'FF by a reset and in hardware standby mode. It retains its previous state in module stop mode, software standby mode, watch mode, subactive mode, and subsleep mode.

As baud rate generator control is performed independently for each channel, different values can be set for each channel.

Table 13-3 shows sample BRR settings in asynchronous mode, and table 13-4 shows sample BRR settings in clocked synchronous mode.

442

	ø = 2 MHz			ø = 2.097152 MHz			ø = 2.4576 MHz			ø = 3 MHz		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	1	141	0.03	1	148	-0.04	1	174	-0.26	1	212	0.03
150	1	103	0.16	1	108	0.21	1	127	0.00	1	155	0.16
300	0	207	0.16	0	217	0.21	0	255	0.00	1	77	0.16
600	0	103	0.16	0	108	0.21	0	127	0.00	0	155	0.16
1200	0	51	0.16	0	54	-0.70	0	63	0.00	0	77	0.16
2400	0	25	0.16	0	26	1.14	0	31	0.00	0	38	0.16
4800	0	12	0.16	0	13	-2.48	0	15	0.00	0	19	-2.34
9600	_	_	_	0	6	-2.48	0	7	0.00	0	9	-2.34
19200	_	_	_	_	_	_	0	3	0.00	0	4	-2.34
31250	0	1	0.00	_	_	_	_	_	_	0	2	0.00
38400	_	_	_	_	_	_	0	1	0.00	_	_	_

 Table 13-3
 BRR Settings for Various Bit Rates (Asynchronous Mode)

	ø	ø = 3.6864 MHz			ø = 4 MHz			ø = 4.9152 MHz			ø = 5 MHz		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
110	2	64	0.70	2	70	0.03	2	86	0.31	2	88	-0.25	
150	1	191	0.00	1	207	0.16	1	255	0.00	2	64	0.16	
300	1	95	0.00	1	103	0.16	1	127	0.00	1	129	0.16	
600	0	191	0.00	0	207	0.16	0	255	0.00	1	64	0.16	
1200	0	95	0.00	0	103	0.16	0	127	0.00	0	129	0.16	
2400	0	47	0.00	0	51	0.16	0	63	0.00	0	64	0.16	
4800	0	23	0.00	0	25	0.16	0	31	0.00	0	32	-1.36	
9600	0	11	0.00	0	12	0.16	0	15	0.00	0	15	1.73	
19200	0	5	0.00	—	—	—	0	7	0.00	0	7	1.73	
31250	_	—	_	0	3	0.00	0	4	-1.70	0	4	0.00	
38400	0	2	0.00	_	_	_	0	3	0.00	0	3	1.73	

HITACHI

	ø = 6 MHz				ø = 6.144 MHz			ø = 7.3728 MHz			ø = 8 MHz		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
110	2	106	-0.44	2	108	0.08	2	130	-0.07	2	141	0.03	
150	2	77	0.16	2	79	0.00	2	95	0.00	2	103	0.16	
300	1	155	0.16	1	159	0.00	1	191	0.00	1	207	0.16	
600	1	77	0.16	1	79	0.00	1	95	0.00	1	103	0.16	
1200	0	155	0.16	0	159	0.00	0	191	0.00	0	207	0.16	
2400	0	77	0.16	0	79	0.00	0	95	0.00	0	103	0.16	
4800	0	38	0.16	0	39	0.00	0	47	0.00	0	51	0.16	
9600	0	19	-2.34	0	19	0.00	0	23	0.00	0	25	0.16	
19200	0	9	-2.34	0	9	0.00	0	11	0.00	0	12	0.16	
31250	0	5	0.00	0	5	2.40	_		_	0	7	0.00	
38400	0	4	-2.34	0	4	0.00	0	5	0.00	_	_	_	

 Table 13-3
 BRR Settings for Various Bit Rates (Asynchronous Mode) (cont)

	ø	ø = 9.8304 MHz			ø = 10 MHz			ø = 12 MHz			ø = 12.288 MHz		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
110	2	174	-0.26	2	177	-0.25	2	212	0.03	2	217	0.08	
150	2	127	0.00	2	129	0.16	2	155	0.16	2	159	0.00	
300	1	255	0.00	2	64	0.16	2	77	0.16	2	79	0.00	
600	1	127	0.00	1	129	0.16	1	155	0.16	1	159	0.00	
1200	0	255	0.00	1	64	0.16	1	77	0.16	1	79	0.00	
2400	0	127	0.00	0	129	0.16	0	155	0.16	0	159	0.00	
4800	0	63	0.00	0	64	0.16	0	77	0.16	0	79	0.00	
9600	0	31	0.00	0	32	-1.36	0	38	0.16	0	39	0.00	
19200	0	15	0.00	0	15	1.73	0	19	-2.34	0	19	0.00	
31250	0	9	-1.70	0	9	0.00	0	11	0.00	0	11	2.40	
38400	0	7	0.00	0	7	1.73	0	9	-2.34	0	9	0.00	

444

Bit Rate	ø	ø = 2 MHz		ø = 4 MHz		ø = 6 MHz		ø = 8 MHz		ø = 10 MHz	
(bit/s)	n	Ν	n	Ν	n	Ν	n	Ν	n	Ν	
110	3	70	_	_							
250	2	124	2	249			3	124	_	_	
500	1	249	2	124			2	249	_	_	
1 k	1	124	1	249			2	124	_	_	
2.5 k	0	199	1	99	1	149	1	199	1	249	
5 k	0	99	0	199	1	74	1	99	1	124	
10 k	0	49	0	99	0	149	0	199	0	249	
25 k	0	19	0	39	0	59	0	79	0	99	
50 k	0	9	0	19	0	29	0	39	0	49	
100 k	0	4	0	9	0	14	0	19	0	24	
250 k	0	1	0	3	0	5	0	7	0	9	
500 k	0	0*	0	1	0	2	0	3	0	4	
1 M			0	0*			0	1			
2.5 M									0	0*	
5 M											

 Table 13-4
 BRR Settings for Various Bit Rates (Clocked Synchronous Mode)

5 M

Note: As far as possible, the setting should be made so that the error is no more than 1%. **Legend**

Blank : Cannot be set.

— : Can be set, but there will be a degree of error.

* : Continuous transfer is not possible.

HITACHI

The BRR setting is found from the following formulas.

Asynchronous mode:

$$N = \frac{\emptyset}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Clocked synchronous mode:

$$N = \frac{\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Where B: Bit rate (bit/s)

- N: BRR setting for baud rate generator ($0 \le N \le 255$)
- ø: Operating frequency (MHz)
- n: Baud rate generator input clock (n = 0 to 3)(See the table below for the relation between n and the clock.)

		SMR Setting						
n	Clock	CKS1	CKS0					
0	Ø	0	0					
1	ø/4	0	1					
2	ø/16	1	0					
3	ø/64	1	1					

The bit rate error in asynchronous mode is found from the following formula:

Error (%) = {
$$\frac{\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 } \times 100$$

446

Table 13-5 shows the maximum bit rate for each frequency in asynchronous mode. Tables 13-6 and 13-7 show the maximum bit rates with external clock input.

ø (MHz)	Maximum Bit Rate (bit/s)	n	Ν	
2	62500	0	0	
2.097152	65536	0	0	
2.4576	76800	0	0	
3	93750	0	0	
3.6864	115200	0	0	
4	125000	0	0	
4.9152	153600	0	0	
5	156250	0	0	
6	187500	0	0	
6.144	192000	0	0	
7.3728	230400	0	0	
8	250000	0	0	
9.8304	307200	0	0	
10	312500	0	0	
12	375000	0	0	
12.288	384000	0	0	

 Table 13-5
 Maximum Bit Rate for Each Frequency (Asynchronous Mode)

ø (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)
2	0.5000	31250
2.097152	0.5243	32768
2.4576	0.6144	38400
3	0.7500	46875
3.6864	0.9216	57600
4	1.0000	62500
4.9152	1.2288	76800
5	1.2500	78125
6	1.5000	93750
6.144	1.5360	96000
7.3728	1.8432	115200
8	2.0000	125000
9.8304	2.4576	153600
10	2.5000	156250
12	3.0000	187500
12.288	3.0720	192000

 Table 13-6
 Maximum Bit Rate with External Clock Input (Asynchronous Mode)

Table 13-7 Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode)

ø (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)
2	0.3333	333333.3
4	0.6667	666666.7
6	1.0000	100000.0
8	1.3333	133333.3
10	1.6667	1666666.7
12	2.0000	200000.0

448

13.2.9 Smart Card Mode Register (SCMR)

Bit :	7	6	5	4	3	2	1	0
	—	_	—	_	SDIR	SINV	_	SMIF
Initial value :	1	1	1	1	0	0	1	0
R/W :	—	_	_	_	R/W	R/W	_	R/W

SCMR selects LSB-first or MSB-first by means of bit SDIR. Except in the case of asynchronous mode 7-bit data, LSB-first or MSB-first can be selected regardless of the serial communication mode. The descriptions in this chapter refer to LSB-first transfer.

For details of the other bits in SCMR, see 14.2.1, Smart Card Mode Register (SCMR).

SCMR is initialized to H'00 by a reset and in hardware standby mode. It retains its previous state in module stop mode, software standby mode, watch mode, subactive mode, and subsleep mode.

Bits 7 to 4—Reserved: Read-only bits, always read as 1.

Bit 3—Smart Card Data Transfer Direction (SDIR): Selects the serial/parallel conversion format.

This bit is valid when 8-bit data is used as the transmit/receive format.

Bit 3

SDIR	Description	
0	TDR contents are transmitted LSB-first	(Initial value)
	Receive data is stored in RDR LSB-first	
1	TDR contents are transmitted MSB-first	
	Receive data is stored in RDR MSB-first	

Bit 2—Smart Card Data Invert (SINV): Specifies inversion of the data logic level. The SINV bit does not affect the logic level of the parity bit(s): parity bit inversion requires inversion of the O/\overline{E} bit in SMR.

Bit 2

SINV	Description	
0	TDR contents are transmitted without modification Receive data is stored in RDR without modification	(Initial value)
1	TDR contents are inverted before being transmitted Receive data is stored in RDR in inverted form	

Bit 1—Reserved: Read-only bit, always read as 1.

Bit 0—Smart Card Interface Mode Select (SMIF): When the smart card interface operates as a normal SCI, 0 should be written in this bit.

13.2.10 Module Stop Control Registers B and C (MSTPCRB, MSTPCRC)

MSTPCRB

Bit	:	7	6	5	4	3	2	1	0
		MSTPB7	MSTPB6	MSTPB5	MSTPB4	MSTPB3	MSTPB2	MSTPB1	MSTPB0
Initial value	:	1	1	1	1	1	1	1	1
R/W	:	R/W							

MSTPCRC

Bit	:	7	6	5	4	3	2	1	0
		MSTPC7	MSTPC6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	MSTPC0
Initial value	:	1	1	1	1	1	1	1	1
R/W	:	R/W							

MSTPCRB and MSTPCRC are 8-bit readable/writable registers that perform module stop mode control.

When one of bits MSTPB7 to MSTPB5 or MSTPC7 is set to 1, SCI0, SCI1, SCI2, or SCI3, respectively, stops operation at the end of the bus cycle, and enters module stop mode. For details, see section 20.5, Module Stop Mode.

MSTPCRB and MSTPCRC are each initialized to H'FF by a reset and in hardware standby mode. They are not initialized in software standby mode.

450

Module Stop Control Register B (MSTPCRB)

Bit 7—Module Stop (MSTPB7): Specifies the SCI0 module stop mode.

Bit 7

MSTPB7	Description	
0	SCI0 module stop mode is cleared	
1	SCI0 module stop mode is set	(Initial value)

Bit 6—Module Stop (MSTPB6): Specifies the SCI1 module stop mode.

Bit 6		
MSTPB6	Description	
0	SCI1 module stop mode is cleared	
1	SCI1 module stop mode is set	(Initial value)

Bit 5 (H8S/2237 Series)—Module Stop (MSTPB5): Specifies the SCI2 module stop mode.

Bit 5		
MSTPB5	Description	
0	SCI2 module stop mode is cleared	
1	SCI2 module stop mode is set	(Initial value)

Bit 5 (H8S/2227 Series)—Reserved: This bit cannot be modified and is always read as 1.

Module Stop Control Register C (MSTPCRC)

Bit 7—Module Stop (MSTPC7): Specifies the SCI3 module stop mode.

Bit 7

MSTPC7	Description	
0	SCI3 module stop mode is cleared	
1	SCI3 module stop mode is set	(Initial value)

HITACHI

13.3 Operation

13.3.1 Overview

The SCI can carry out serial communication in two modes: asynchronous mode in which synchronization is achieved character by character, and clocked synchronous mode in which synchronization is achieved with clock pulses.

Selection of asynchronous or clocked synchronous mode and the transmission format is made using SMR as shown in table 13-8. The SCI clock is determined by a combination of the C/\overline{A} bit in SMR and the CKE1 and CKE0 bits in SCR, as shown in table 13-9.

Asynchronous Mode

- Data length: Choice of 7 or 8 bits
- Choice of parity addition, multiprocessor bit addition, and addition of 1 or 2 stop bits (the combination of these parameters determines the transfer format and character length)
- Detection of framing, parity, and overrun errors, and breaks, during reception
- Choice of internal or external clock as SCI clock source
 - When internal clock is selected:
 - The SCI operates on the baud rate generator clock and a clock with the same frequency as the bit rate can be output
 - When external clock is selected:

A clock with a frequency of 16 times the bit rate must be input (the on-chip baud rate generator is not used)

Clocked Synchronous Mode

- Transfer format: Fixed 8-bit data
- Detection of overrun errors during reception
- Choice of internal or external clock as SCI clock source
 - When internal clock is selected:
 - The SCI operates on the baud rate generator clock and a serial clock is output off-chip
 - When external clock is selected: The on-chip baud rate generator is not used, and the SCI operates on the input serial clock

SMR Settings						SCI Transfer Format			
Bit 7 C/A	Bit 6 CHR	Bit 2 MP	Bit 5 PE	Bit 3 STOP	_ Mode	Data Length	Multi Processor Bit	Parity Bit	Stop Bit Length
									-
0	0	0	0	0	Asynchronous	8-bit data	No	No	1 bit
				1	mode				2 bits
			1	0	_			Yes	1 bit
				1					2 bits
	1		0	0	_	7-bit data		No	1 bit
				1	_				2 bits
			1	0	_			Yes	1 bit
				1	_				2 bits
	0	1	_	0	Asynchronous	8-bit data	Yes	No	1 bit
			_	1	mode (multi- _processor				2 bits
	1		_	0	format)	7-bit data	_		1 bit
			_	1	_				2 bits
1		_	_		Clocked synchronous mode	8-bit data	No		None

Table 13-8 SMR Settings and Serial Transfer Format Selection

Table 13-9 SMR and SCR Settings and SCI Clock Source Selection

SMR	SMR SCR Setting			SCI Transmit/Receive Clock		
Bit 7	Bit 1	Bit 0	_	Clock		
C/A	CKE1	CKE0	Mode	Source	SCK Pin Function	
0	0	0	Asynchronous	Internal	SCI does not use SCK pin	
		1	mode		Outputs clock with same frequency as bi rate	
	1	0	_	External	Inputs clock with frequency of 16 times	
		1			the bit rate	
1	0	0	Clocked	Internal	Outputs serial clock	
		1	synchronous mode			
	1	0		External	Inputs serial clock	
		1	_			

HITACHI

13.3.2 Operation in Asynchronous Mode

In asynchronous mode, characters are sent or received, each preceded by a start bit indicating the start of communication and stop bits indicating the end of communication. Serial communication is thus carried out with synchronization established on a character-by-character basis.

Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transfer.

Figure 13-2 shows the general format for asynchronous serial communication.

In asynchronous serial communication, the transmission line is usually held in the mark state (high level). The SCI monitors the transmission line, and when it goes to the space state (low level), recognizes a start bit and starts serial communication.

One serial communication character consists of a start bit (low level), followed by data (in LSB-first order), a parity bit (high or low level), and finally stop bits (high level).

In asynchronous mode, the SCI performs synchronization at the falling edge of the start bit in reception. The SCI samples the data on the 8th pulse of a clock with a frequency of 16 times the length of one bit, so that the transfer data is latched at the center of each bit.




Figure 13-2 Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity, Two Stop Bits)

454

Data Transfer Format: Table 13-10 shows the data transfer formats that can be used in asynchronous mode. Any of 12 transfer formats can be selected according to the SMR setting.

	SMR S	Settings		Serial Transfer Format and Frame Length				
CHR	PE	MP	STOP	1 2 3 4 5 6 7 8 9 10 11 12				
0	0	0	0	S 8-bit data STOP				
0	0	0	1	S 8-bit data STOP STOP				
0	1	0	0	S 8-bit data P STOP				
0	1	0	1	S 8-bit data P STOP STOP				
1	0	0	0	S 7-bit data STOP				
1	0	0	1	S 7-bit data STOP STOP				
1	1	0	0	S 7-bit data P STOP				
1	1	0	1	S 7-bit data P STOP STOP				
0		1	0	S 8-bit data MPB STOP				
0		1	1	S 8-bit data MPB STOP STOP				
1		1	0	S 7-bit data MPB STOP				
1		1	1	S 7-bit data MPB STOP STOP				

 Table 13-10 Serial Transfer Formats (Asynchronous Mode)

Legend

S : Start bit

STOP : Stop bit

P : Parity bit

MPB : Multiprocessor bit

HITACHI

Clock: Either an internal clock generated by the on-chip baud rate generator or an external clock input at the SCK pin can be selected as the SCI's serial clock, according to the setting of the C/\overline{A} bit in SMR and the CKE1 and CKE0 bits in SCR. For details of SCI clock source selection, see table 13-9.

When an external clock is input at the SCK pin, the clock frequency should be 16 times the bit rate used.

When the SCI is operated on an internal clock, the clock can be output from the SCK pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in figure 13-3.




Figure 13-3 Relation between Output Clock and Transfer Data Phase (Asynchronous Mode)

Data Transfer Operations:

• SCI initialization (asynchronous mode)

Before transmitting and receiving data, you should first clear the TE and RE bits in SCR to 0, then initialize the SCI as described below.

When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag is set to 1 and TSR is initialized. Note that clearing the RE bit to 0 does not change the contents of the RDRF, PER, FER, and ORER flags, or the contents of RDR.

When an external clock is used the clock should not be stopped during operation, including initialization, since operation is uncertain.

456





Figure 13-4 shows a sample SCI initialization flowchart.

Figure 13-4 Sample SCI Initialization Flowchart

HITACHI

• Serial data transmission (asynchronous mode) Figure 13-5 shows a sample flowchart for serial transmission.

The following procedure should be used for serial data transmission.





458

In serial transmission, the SCI operates as described below.

- [1] The SCI monitors the TDRE flag in SSR, and if is 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- [2] After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission.

If the TIE bit is set to 1 at this time, a transmit data empty interrupt (TXI) is generated. The serial transmit data is sent from the TxD pin in the following order.

[a] Start bit:

One 0-bit is output.

- [b] Transmit data: 8-bit or 7-bit data is output in LSB-first order.
- [c] Parity bit or multiprocessor bit:

One parity bit (even or odd parity), or one multiprocessor bit is output. A format in which neither a parity bit nor a multiprocessor bit is output can also be selected.

[d] Stop bit(s):

One or two 1-bits (stop bits) are output.

[e] Mark state:

1 is output continuously until the start bit that starts the next transmission is sent.

[3] The SCI checks the TDRE flag at the timing for sending the stop bit.

If the TDRE flag is cleared to 0, the data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.

If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the "mark state" is entered in which 1 is output continuously. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated.

HITACHI




Figure 13-6 shows an example of the operation for transmission in asynchronous mode.

Figure 13-6 Example of Operation in Transmission in Asynchronous Mode (Example with 8-Bit Data, Parity, One Stop Bit)

460

• Serial data reception (asynchronous mode)

Figure 13-7 shows a sample flowchart for serial reception.

The following procedure should be used for serial data reception.




Figure 13-7 Sample Serial Reception Data Flowchart




Figure 13-7 Sample Serial Reception Data Flowchart (cont)

462

In serial reception, the SCI operates as described below.

- [1] The SCI monitors the transmission line, and if a 0 stop bit is detected, performs internal synchronization and starts reception.
- [2] The received data is stored in RSR in LSB-to-MSB order.
- [3] The parity bit and stop bit are received.

After receiving these bits, the SCI carries out the following checks.

[a] Parity check:

The SCI checks whether the number of 1 bits in the receive data agrees with the parity (even or odd) set in the O/\overline{E} bit in SMR.

[b] Stop bit check:

The SCI checks whether the stop bit is 1.

If there are two stop bits, only the first is checked.

[c] Status check:

The SCI checks whether the RDRF flag is 0, indicating that the receive data can be transferred from RSR to RDR.

If all the above checks are passed, the RDRF flag is set to 1, and the receive data is stored in RDR.

If a receive error* is detected in the error check, the operation is as shown in table 13-11.

- Note: * Subsequent receive operations cannot be performed when a receive error has occurred. Also note that the RDRF flag is not set to 1 in reception, and so the error flags must be cleared to 0.
- [4] If the RIE bit in SCR is set to 1 when the RDRF flag changes to 1, a receive data full interrupt (RXI) request is generated.

Also, if the RIE bit in SCR is set to 1 when the ORER, PER, or FER flag changes to 1, a receive error interrupt (ERI) request is generated.

HITACHI

Receive Error	Abbreviation	Occurrence Condition	Data Transfer
Overrun error	ORER	When the next data reception is completed while the RDRF flag in SSR is set to 1	Receive data is not transferred from RSR to RDR.
Framing error	FER	When the stop bit is 0	Receive data is transferred from RSR to RDR.
Parity error	PER	When the received data differs from the parity (even or odd) set in SMR	Receive data is transferred from RSR to RDR.

Table 13-11 Receive Errors and Conditions for Occurrence

Figure 13-8 shows an example of the operation for reception in asynchronous mode.




Figure 13-8 Example of SCI Operation in Reception (Example with 8-Bit Data, Parity, One Stop Bit)

464

13.3.3 Multiprocessor Communication Function

The multiprocessor communication function performs serial communication using the multiprocessor format, in which a multiprocessor bit is added to the transfer data, in asynchronous mode. Use of this function enables data transfer to be performed among a number of processors sharing transmission lines.

When multiprocessor communication is carried out, each receiving station is addressed by a unique ID code.

The serial communication cycle consists of two component cycles: an ID transmission cycle which specifies the receiving station, and a data transmission cycle. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle.

The transmitting station first sends the ID of the receiving station with which it wants to perform serial communication as data with a 1 multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit added.

The receiving station skips the data until data with a 1 multiprocessor bit is sent.

When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose ID does not match continue to skip the data until data with a 1 multiprocessor bit is again received. In this way, data communication is carried out among a number of processors.

Figure 13-9 shows an example of inter-processor communication using the multiprocessor format.


Data Transfer Format: There are four data transfer formats.


When the multiprocessor format is specified, the parity bit specification is invalid.

For details, see table 13-10.

Clock: See the section on asynchronous mode.

HITACHI





Data Transfer Operations:

• Multiprocessor serial data transmission

Figure 13-10 shows a sample flowchart for multiprocessor serial data transmission. The following procedure should be used for multiprocessor serial data transmission.

466




Figure 13-10 Sample Multiprocessor Serial Transmission Flowchart

HITACHI

In serial transmission, the SCI operates as described below.

- [1] The SCI monitors the TDRE flag in SSR, and if is 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- [2] After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission.

If the TIE bit in SCR is set to 1 at this time, a transmit data empty interrupt (TXI) is generated. The serial transmit data is sent from the TxD pin in the following order.

[a] Start bit:

One 0-bit is output.

- [b] Transmit data: 8-bit or 7-bit data is output in LSB-first order.
- [c] Multiprocessor bitOne multiprocessor bit (MPBT value) is output.
- [d] Stop bit(s):

One or two 1-bits (stop bits) are output.

- [e] Mark state:1 is output continuously until the start bit that starts the next transmission is sent.
- [3] The SCI checks the TDRE flag at the timing for sending the stop bit.

If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.

If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the mark state is entered in which 1 is output continuously. If the TEIE bit in SCR is set to 1 at this time, a transmission end interrupt (TEI) request is generated.




Figure 13-11 shows an example of SCI operation for transmission using the multiprocessor format.

Figure 13-11 Example of SCI Operation in Transmission (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)

• Multiprocessor serial data reception

Figure 13-12 shows a sample flowchart for multiprocessor serial reception. The following procedure should be used for multiprocessor serial data reception.

HITACHI




Figure 13-12 Sample Multiprocessor Serial Reception Flowchart

470




Figure 13-12 Sample Multiprocessor Serial Reception Flowchart (cont)

HITACHI




Figure 13-13 shows an example of SCI operation for multiprocessor format reception.

Figure 13-13 Example of SCI Operation in Reception (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)

472

13.3.4 Operation in Clocked Synchronous Mode

In clocked synchronous mode, data is transmitted or received in synchronization with clock pulses, making it suitable for high-speed serial communication.

Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication by use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transfer.

Figure 13-14 shows the general format for clocked synchronous serial communication.




Figure 13-14 Data Format in Synchronous Communication

In clocked synchronous serial communication, data on the transmission line is output from one falling edge of the serial clock to the next. Data confirmation is guaranteed at the rising edge of the serial clock.

In clocked serial communication, one character consists of data output starting with the LSB and ending with the MSB. After the MSB is output, the transmission line holds the MSB state.

In clocked synchronous mode, the SCI receives data in synchronization with the rising edge of the serial clock.

Data Transfer Format: A fixed 8-bit data format is used.

No parity or multiprocessor bits are added.

Clock: Either an internal clock generated by the on-chip baud rate generator or an external serial clock input at the SCK pin can be selected, according to the setting of the C/\overline{A} bit in SMR and the CKE1 and CKE0 bits in SCR. For details of SCI clock source selection, see table 13-9.

When the SCI is operated on an internal clock, the serial clock is output from the SCK pin.

HITACHI

Eight serial clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed high. When only receive operations are performed, however, the serial clock is output until an overrun error occurs or the RE bit is cleared to 0. If you want to perform receive operations in units of one character, you should select an external clock as the clock source.

Data Transfer Operations:

• SCI initialization (clocked synchronous mode)

Before transmitting and receiving data, you should first clear the TE and RE bits in SCR to 0, then initialize the SCI as described below.

When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag is set to 1 and TSR is initialized. Note that clearing the RE bit to 0 does not change the contents of the RDRF, PER, FER, and ORER flags, or the contents of RDR. Figure 13-15 shows a sample SCI initialization flowchart.




Figure 13-15 Sample SCI Initialization Flowchart

Serial data transmission (clocked synchronous mode)
 Figure 13-16 shows a sample flowchart for serial transmission.
 The following procedure should be used for serial data transmission.




Figure 13-16 Sample Serial Transmission Flowchart

HITACHI

In serial transmission, the SCI operates as described below.

- [1] The SCI monitors the TDRE flag in SSR, and if is 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- [2] After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR is set to 1 at this time, a transmit data empty interrupt (TXI) is generated.

When clock output mode has been set, the SCI outputs 8 serial clock pulses. When use of an external clock has been specified, data is output synchronized with the input clock.

The serial transmit data is sent from the TxD pin starting with the LSB (bit 0) and ending with the MSB (bit 7).

[3] The SCI checks the TDRE flag at the timing for sending the MSB (bit 7).

If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission of the next frame is started.

If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, the MSB (bit 7) is sent, and the TxD pin maintains its state.

If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated.

[4] After completion of serial transmission, the SCK pin is fixed.

Figure 13-17 shows an example of SCI operation in transmission.




Figure 13-17 Example of SCI Operation in Transmission

476

Serial data reception (clocked synchronous mode)
Figure 13-18 shows a sample flowchart for serial reception.
The following procedure should be used for serial data reception.
When changing the operating mode from asynchronous to clocked synchronous, be sure to check that the ORER, PER, and FER flags are all cleared to 0.
The RDRF flag will not be set if the FER or PER flag is set to 1, and neither transmit nor receive operations will be possible.




Figure 13-18 Sample Serial Reception Flowchart

478

In serial reception, the SCI operates as described below.

- [1] The SCI performs internal initialization in synchronization with serial clock input or output.
- [2] The received data is stored in RSR in LSB-to-MSB order.

After reception, the SCI checks whether the RDRF flag is 0 and the receive data can be transferred from RSR to RDR.

If this check is passed, the RDRF flag is set to 1, and the receive data is stored in RDR. If a receive error is detected in the error check, the operation is as shown in table 13-11.

Neither transmit nor receive operations can be performed subsequently when a receive error has been found in the error check.

[3] If the RIE bit in SCR is set to 1 when the RDRF flag changes to 1, a receive data full interrupt (RXI) request is generated.

Also, if the RIE bit in SCR is set to 1 when the ORER flag changes to 1, a receive error interrupt (ERI) request is generated.




Figure 13-19 shows an example of SCI operation in reception.

Figure 13-19 Example of SCI Operation in Reception

Simultaneous serial data transmission and reception (clocked synchronous mode)
 Figure 13-20 shows a sample flowchart for simultaneous serial transmit and receive operations.
 The following procedure should be used for simultaneous serial data transmit and receive operations.

HITACHI




Figure 13-20 Sample Flowchart of Simultaneous Serial Transmit and Receive Operations

480

13.4 SCI Interrupts

The SCI has four interrupt sources: the transmit-end interrupt (TEI) request, receive-error interrupt (ERI) request, receive-data-full interrupt (RXI) request, and transmit-data-empty interrupt (TXI) request. Table 13-12 shows the interrupt sources and their relative priorities. Individual interrupt sources can be enabled or disabled with the TIE, RIE, and TEIE bits in the SCR. Each kind of interrupt request is sent to the interrupt controller independently.

When the TDRE flag in SSR is set to 1, a TXI interrupt request is generated. When the TEND flag in SSR is set to 1, a TEI interrupt request is generated. A TXI interrupt can activate the DTC to perform data transfer. The TDRE flag is cleared to 0 automatically when data transfer is performed by the DTC. The DTC cannot be activated by a TEI interrupt request.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the ORER, PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated. An RXI interrupt can activate the DTC to perform data transfer. The RDRF flag is cleared to 0 automatically when data transfer is performed by the DTC. The DTC cannot be activated by an ERI interrupt request.

HITACHI

Channel	Interrupt Source	Description	DTC Activation	Priority* ¹
0	ERI	Interrupt due to receive error (ORER, FER, or PER)	Not possible	High ▲
	RXI	Interrupt due to receive data full state (RDRF)	Possible	_
	ТХІ	Interrupt due to transmit data empty state (TDRE)	Possible	
	TEI	Interrupt due to transmission end (TEND)	Not possible	-
1	ERI	Interrupt due to receive error (ORER, FER, or PER)	Not possible	_
	RXI	Interrupt due to receive data full state (RDRF)	Possible	_
	ТХІ	Interrupt due to transmit data empty state (TDRE)	Possible	_
	TEI	Interrupt due to transmission end (TEND)	Not possible	-
2* ²	ERI	Interrupt due to receive error (ORER, FER, or PER)	Not possible	_
	RXI	Interrupt due to receive data full state (RDRF)	Possible	_
	ТХІ	Interrupt due to transmit data empty state (TDRE)	Possible	_
	TEI	Interrupt due to transmission end (TEND)	Not possible	-
3	ERI	Interrupt due to receive error (ORER, FER, or PER)	Not possible	_
	RXI	Interrupt due to receive data full state (RDRF)	Possible	-
	ТХІ	Interrupt due to transmit data empty state (TDRE)	Possible	
	TEI	Interrupt due to transmittion end (TEND)	Not possible	Low

Table 13-12 SCI Interrupt Sources

Notes: 1. This table shows the initial state immediately after a reset. Relative priorities among channels can be changed by means of the interrupt controller.

2. Applies to the H8S/2237 Series only.

A TEI interrupt is requested when the TEND flag is set to 1 while the TEIE bit is set to 1. The TEND flag is cleared at the same time as the TDRE flag. Consequently, if a TEI interrupt and a TXI interrupt are requested simultaneously, the TXI interrupt may have priority for acceptance, with the result that the TDRE and TEND flags are cleared. Note that the TEI interrupt will not be accepted in this case.

482

13.5 Usage Notes

The following points should be noted when using the SCI.

Relation between Writes to TDR and the TDRE Flag

The TDRE flag in SSR is a status flag that indicates that transmit data has been transferred from TDR to TSR. When the SCI transfers data from TDR to TSR, the TDRE flag is set to 1.

Data can be written to TDR regardless of the state of the TDRE flag. However, if new data is written to TDR when the TDRE flag is cleared to 0, the data stored in TDR will be lost since it has not yet been transferred to TSR. It is therefore essential to check that the TDRE flag is set to 1 before writing transmit data to TDR.

Operation when Multiple Receive Errors Occur Simultaneously

If a number of receive errors occur at the same time, the state of the status flags in SSR is as shown in table 13-13. If there is an overrun error, data is not transferred from RSR to RDR, and the receive data is lost.

	SSR St	atus Flag	js	Receive Data Transfer		
RDRF	ORER	FER	PER	RSR to RDR	Receive Error Status	
1	1	0	0	Х	Overrun error	
0	0	1	0	0	Framing error	
0	0	0	1	0	Parity error	
1	1	1	0	Х	Overrun error + framing error	
1	1	0	1	Х	Overrun error + parity error	
0	0	1	1	0	Framing error + parity error	
1	1	1	1	Х	Overrun error + framing error + parity error	

Table 13-13 State of SSR Status Flags and Transfer of Receive Data

Notes: O: Receive data is transferred from RSR to RDR.

X: Receive data is not transferred from RSR to RDR.

HITACHI

Break Detection and Processing (Asynchronous Mode Only): When framing error (FER) detection is performed, a break can be detected by reading the RxD pin value directly. In a break, the input from the RxD pin becomes all 0s, and so the FER flag is set, and the parity error flag (PER) may also be set.

Note that, since the SCI continues the receive operation after receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

Sending a Break (Asynchronous Mode Only): The TxD pin has a dual function as an I/O port whose direction (input or output) is determined by DR and DDR. This can be used to send a break.

Between serial transmission initialization and setting of the TE bit to 1, the mark state is replaced by the value of DR (the pin does not function as the TxD pin until the TE bit is set to 1). Consequently, DDR and DR for the port corresponding to the TxD pin are first set to 1.

To send a break during serial transmission, first clear DR to 0, then clear the TE bit to 0.

When the TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission state, the TxD pin becomes an I/O port, and 0 is output from the TxD pin.

Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only):

Transmission cannot be started when a receive error flag (ORER, PER, or FER) is set to 1, even if the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission.

Note also that receive error flags cannot be cleared to 0 even if the RE bit is cleared to 0.

Receive Data Sampling Timing and Reception Margin in Asynchronous Mode:

In asynchronous mode, the SCI operates on a basic clock with a frequency of 16 times the transfer rate.

In reception, the SCI samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Receive data is latched internally at the rising edge of the 8th pulse of the basic clock. This is illustrated in figure 13-21.

484




Figure 13-21 Receive Data Sampling Timing in Asynchronous Mode

Thus the reception margin in asynchronous mode is given by formula (1) below.

$$M = |(0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F)| \times 100\%$$

... Formula (1)

Where M : Reception margin (%)

- N : Ratio of bit rate to clock (N = 16)
- D : Clock duty (D = 0 to 1.0)
- L : Frame length (L = 9 to 12)
- F : Absolute value of clock rate deviation

Assuming values of F = 0 and D = 0.5 in formula (1), a reception margin of 46.875% is given by formula (2) below.

$$M = (0.5 - \frac{1}{2 \times 16}) \times 100\%$$

When D = 0.5 and F = 0,

= 46.875%


... Formula (2)


However, this is only the computed value, and a margin of 20% to 30% should be allowed in system design.

HITACHI

Restrictions on Use of DTC

- When an external clock source is used as the serial clock, the transmit clock should not be input until at least 5 ø clock cycles after TDR is updated by the DTC. Misoperation may occur if the transmit clock is input within 4 ø clocks after TDR is updated. (Figure 13-22)
- When RDR is read by the DTC, be sure to set the activation source to the relevant SCI reception end interrupt (RXI).






Operation in Case of Mode Transition

• Transmission

Operation should be stopped (by clearing TE, TIE, and TEIE to 0) before making a module stop mode, software standby mode, watch mode, subactive mode, or subsleep mode transition. TSR, TDR, and SSR are reset. The output pin states in module stop mode, software standby mode, watch mode, subactive mode, or subsleep mode depend on the port settings, and becomes high-level output after the relevant mode is cleared. If a transition is made during transmission, the data being transmitted will be undefined. When transmitting without changing the transmit mode after the relevant mode is cleared, transmission can be started by setting TE to 1 again, and performing the following sequence: SSR read -> TDR write -> TDRE clearance. To transmit with a different transmit mode after clearing the relevant mode, the procedure must be started again from initialization. Figure 13-23 shows a sample flowchart for mode transition during transmission. Port pin states are shown in figures 13-24 and 13-25. Operation should also be stopped (by clearing TE, TIE, and TEIE to 0) before making a transition from transmission by DTC transfer to module stop mode, software standby mode, watch mode, subactive mode, or subsleep mode transition. To perform transmission with the DTC after the relevant mode is cleared, setting TE and TIE to 1 will set the TXI flag and start DTC transmission.

486

- Reception
- Receive operation should be stopped (by clearing RE to 0) before making a module stop mode, software standby mode, watch mode, subactive mode, or subsleep mode transition. RSR, RDR, and SSR are reset. If a transition is made without stopping operation, the data being received will be invalid.
- To continue receiving without changing the reception mode after the relevant mode is cleared, set RE to 1 before starting reception. To receive with a different receive mode, the procedure must be started again from initialization.
- Figure 13-26 shows a sample flowchart for mode transition during reception.





487




Figure 13-24 Asynchronous Transmission Using Internal Clock




Figure 13-25 Synchronous Transmission Using Internal Clock




Figure 13-26 Sample Flowchart for Mode Transition during Reception

HITACHI

Switching from SCK Pin Function to Port Pin Function:

- Problem in Operation: When switching the SCK pin function to the output port function (highlevel output) by making the following settings while DDR = 1, DR = 1, C/A = 1, CKE1 = 0, CKE0 = 0, and TE = 1 (synchronous mode), low-level output occurs for one half-cycle.
- 1. End of serial data transmission
- 2. TE bit = 0
- 3. C/\overline{A} bit = 0 ... switchover to port output
- 4. Occurrence of low-level output (see figure 13.27)




Figure 13.27 Operation when Switching from SCK Pin Function to Port Pin Function

• Sample Procedure for Avoiding Low-Level Output: As this sample procedure temporarily places the SCK pin in the input state, the SCK/port pin should be pulled up beforehand with an external circuit.

With DDR = 1, DR = 1, C/\overline{A} = 1, CKE1 = 0, CKE0 = 0, and TE = 1, make the following settings in the order shown.

- 1. End of serial data transmission
- 2. TE bit = 0
- 3. CKE1 bit = 1
- 4. C/\overline{A} bit = 0 ... switchover to port output
- 5. CKE1 bit = 0




Figure 13.28 Operation when Switching from SCK Pin Function to Port Pin Function (Example of Preventing Low-Level Output)

HITACHI

492

Section 14 Smart Card Interface

14.1 Overview

SCI supports an IC card (Smart Card) interface conforming to ISO/IEC 7816-3 (Identification Card) as a serial communication interface extension function.

Switching between the normal serial communication interface and the Smart Card interface is carried out by means of a register setting.

14.1.1 Features

Features of the Smart Card interface supported by the H8S/2237 Series and H8S/2227 Series are as follows.

On-chip channels

H8S/2237 Series: 4 on-chip channels (channels 0, 1, 2, 3)

H8S/2227 Series: 3 on-chip channels (channels 0, 1, 3)

- Asynchronous mode
 - Data length: 8 bits
 - Parity bit generation and checking
 - Transmission of error signal (parity error) in receive mode
 - Error signal detection and automatic data retransmission in transmit mode
 - Direct convention and inverse convention both supported
- On-chip baud rate generator allows any bit rate to be selected
- Three interrupt sources
 - Three interrupt sources (transmit data empty, receive data full, and transmit/receive error) that can issue requests independently
 - The transmit data empty interrupt and receive data full interrupt can activate the data transfer controller (DTC) to execute data transfer

HITACHI

14.1.2 Block Diagram

Figure 14-1 shows a block diagram of the Smart Card interface.




Figure 14-1 Block Diagram of Smart Card Interface

494

14.1.3 Pin Configuration

Table 14-1 shows the Smart Card interface pin configuration.

Channel	Pin Name	Symbol	I/O	Function
0	Serial clock pin 0	SCK0	I/O	SCI0 clock input/output
	Receive data pin 0	RxD0	Input	SCI0 receive data input
	Transmit data pin 0	TxD0	Output	SCI0 transmit data output
1	Serial clock pin 1	SCK1	I/O	SCI1 clock input/output
	Receive data pin 1	RxD1	Input	SCI1 receive data input
	Transmit data pin 1	TxD1	Output	SCI1 transmit data output
2*	Serial clock pin 2	SCK2	I/O	SCI2 clock input/output
	Receive data pin 2	RxD2	Input	SCI2 receive data input
	Transmit data pin 2	TxD2	Output	SCI2 transmit data output
3	Serial clock pin 3	SCK3	I/O	SCI3 clock input/output
	Receive data pin 3	RxD3	Input	SCI3 receive data input
	Transmit data pin 3	TxD3	Output	SCI3 transmit data output

 Table 14-1
 Smart Card Interface Pins

Note: * Applies to the H8S/2237 Series only.

HITACHI

14.1.4 Register Configuration

Table 14-2 shows the registers used by the Smart Card interface. Details of SMR, BRR, SCR, TDR, RDR, and MSTPCR are the same as for the normal SCI function: see the register descriptions in section 12, Serial Communication Interface.

 Table 14-2
 Smart Card Interface Registers

Channel	Name	Abbreviation	R/W	Initial Value	Address*1
0	Serial mode register 0	SMR0	R/W	H'00	H'FF78
	Bit rate register 0	BRR0	R/W	H'FF	H'FF79
	Serial control register 0	SCR0	R/W	H'00	H'FF7A
	Transmit data register 0	TDR0	R/W	H'FF	H'FF7B
	Serial status register 0	SSR0	R/(W)* ²	H'84	H'FF7C
	Receive data register 0	RDR0	R	H'00	H'FF7D
	Smart card mode register 0	SCMR0	R/W	H'F2	H'FF7E
1	Serial mode register 1	SMR1	R/W	H'00	H'FF80
	Bit rate register 1	BRR1	R/W	H'FF	H'FF81
	Serial control register 1	SCR1	R/W	H'00	H'FF82
	Transmit data register 1	TDR1	R/W	H'FF	H'FF83
	Serial status register 1	SSR1	R/(W)* ²	H'84	H'FF84
	Receive data register 1	RDR1	R	H'00	H'FF85
	Smart card mode register 1	SCMR1	R/W	H'F2	H'FF86
2* ³	Serial mode register 2	SMR2	R/W	H'00	H'FF88
	Bit rate register 2	BRR2	R/W	H'FF	H'FF89
	Serial control register 2	SCR2	R/W	H'00	H'FF8A
	Transmit data register 2	TDR2	R/W	H'FF	H'FF8B
	Serial status register 2	SSR2	R/(W)* ²	H'84	H'FF8C
	Receive data register 2	RDR2	R	H'00	H'FF8D
	Smart card mode register 2	SCMR2	R/W	H'F2	H'FF8E

496

Channel	Name	Abbreviation	R/W	Initial Value	Address*1
3	Serial mode register 3	SMR3	R/W	H'00	H'FDD0
	Bit rate register 3	BRR3	R/W	H'FF	H'FDD1
	Serial control register 3	SCR3	R/W	H'00	H'FDD2
	Transmit data register 3	TDR3	R/W	H'FF	H'FDD3
	Serial status register 3	SSR3	R/(W)* ²	H'84	H'FDD4
	Receive data register 3	RDR3	R	H'00	H'FDD5
	Smart card mode register 3	SCMR3	R/W	H'F2	H'FDD6
All	Module stop control register B	MSTPCRB	R/W	H'FF	H'FDE9
_	Module stop control register C	MSTPCRC	R/W	H'FF	H'FDEA

Table 14-2 Smart Card Interface Registers (cont)

Notes: 1. Lower 16 bits of the address.

2. Can only be written with 0 for flag clearing.

3. Applies to the H8S/2237 Series only.

HITACHI

14.2 Register Descriptions

Registers added with the Smart Card interface and bits for which the function changes are described here.

14.2.1 Smart Card Mode Register (SCMR)

Bit	:	7	6	5	4	3	2	1	0
			—	—	—	SDIR	SINV	—	SMIF
Initial va	alue :	1	1	1	1	0	0	1	0
R/W	:	—	—	—		R/W	R/W		R/W

SCMR is an 8-bit readable/writable register that selects the Smart Card interface function.

SCMR is initialized to H'F2 by a reset and in standby mode. It retains its previous state in module stop mode, software standby mode, watch mode, subactive mode, and subsleep mode.

Bits 7 to 4—Reserved: Read-only bits, always read as 1.

Bit 3—Smart Card Data Transfer Direction (SDIR): Selects the serial/parallel conversion format.

Bit 3 SDIR	Description	
0	TDR contents are transmitted LSB-first	(Initial value)
	Receive data is stored in RDR LSB-first	
1	TDR contents are transmitted MSB-first	
	Receive data is stored in RDR MSB-first	

Bit 2—Smart Card Data Invert (SINV): Specifies inversion of the data logic level. This function is used together with the SDIR bit for communication with an inverse convention card. The SINV bit does not affect the logic level of the parity bit. For parity-related setting procedures, see section 14.3.4, Register Settings.

Bit 2 SINV	Description	
0	TDR contents are transmitted as they are	(Initial value)
	Receive data is stored as it is in RDR	
1	TDR contents are inverted before being transmitted	
	Receive data is stored in inverted form in RDR	

Bit 1—Reserved: Read-only bit, always read as 1.

Bit 0—Smart Card Interface Mode Select (SMIF): Enables or disables the Smart Card interface function.

Bit 0 SMIF	Description	
0	Smart Card interface function is disabled	(Initial value)
1	Smart Card interface function is enabled	

14.2.2 Serial Status Register (SSR)

Bit	:	7	6	5	4	3	2	1	0
	Ī	TDRE	RDRF	ORER	ERS	PER	TEND	MPB	MPBT
Initial va	alue :	1	0	0	0	0	1	0	0
R/W	:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/W

Note: * Only 0 can be written, to clear these flags.

Bit 4 of SSR has a different function in Smart Card interface mode. Coupled with this, the setting conditions for bit 2, TEND, are also different.

Bits 7 to 5—Operate in the same way as for the normal SCI. For details, see section 13.2.7, Serial Status Register (SSR).

HITACHI

Bit 4—Error Signal Status (ERS): In Smart Card interface mode, bit 4 indicates the status of the error signal sent back from the receiving end in transmission. Framing errors are not detected in Smart Card interface mode.

Bit 4 ERS	Description
0	Normal reception, with no error signal
	[Clearing condition] (Initial value)
	Upon reset, and in standby mode or module stop mode
	 When 0 is written to ERS after reading ERS = 1
1	Error signal sent from receiver indicating detection of parity error
	[Setting condition]
	When the low level of the error signal is sampled
Note:	Clearing the TE bit in SCR to 0 does not affect the ERS flag, which retains its previous state.

Bits 3 to 0—Operate in the same way as for the normal SCI. For details, see section 13.2.7, Serial Status Register (SSR).

However, the setting conditions for the TEND bit, are as shown below.

500

Bit 2 TEND	Description					
0	Transmission is in progress					
	[Clearing conditions] (Initial value)					
	 When 0 is written to TDRE after reading TDRE = 1 					
	 When the DTC is activated by a TXI interrupt and write data to TDR 					
1	Transmission has ended					
	[Setting conditions]					
	 Upon reset, and in standby mode or module stop mode 					
	When the TE bit in SCR is 0 and the ERS bit is also 0					
	 When TDRE = 1 and ERS = 0 (normal transmission) 2.5 etu after transmission of a 1-byte serial character when GM = 0 and BLK = 0 					
	 When TDRE = 1 and ERS = 0 (normal transmission) 1.0 etu after transmission of a 1-byte serial character when GM = 0 and BLK = 1 					
	 When TDRE = 1, 1.5 etu after transmission of a 1-byte serial character when GM = 1 and BLK = 0 					
	 When TDRE = 1, 1.0 etu after transmission of a 1-byte serial character when GM = 1 and BLK = 1 					

Note: etu: Elementary Time Unit (time for transfer of 1 bit)

14.2.3 Serial Mode Register (SMR)

Bit	:	7	6	5	4	3	2	1	0
		GM	BLK	PE	O/Ē	BCP1	BCP0	CKS1	CKS0
Initial va	alue :	0	0	0	0	0	0	0	0
Set valu	ie* :	GM	0	1	O/Ē	1	0	CKS1	CKS0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: * When the smart card interface is used, be sure to make the 1 setting shown for bit 5.

The function of bits 7, 6, 3, and 2 of SMR changes in Smart Card interface mode.

Bit 7—GSM Mode (GM): Sets the smart card interface function to GSM mode.

This bit is cleared to 0 when the normal smart card interface is used. In GSM mode, this bit is set to 1, the timing of setting of the TEND flag that indicates transmission completion is advanced and clock output control mode addition is performed. The contents of the clock output control mode addition are specified by bits 1 and 0 of the serial control register (SCR).

HITACHI

Bit 7 GM	Description
0	Normal smart card interface mode operation (Initial value)
	• TEND flag generation 12.5 etu (11.5 etu in block transfer mode) after beginning of start bit
	Clock output ON/OFF control only
1	GSM mode smart card interface mode operation
	TEND flag generation 11.0 etu after beginning of start bit
	 High/low fixing control possible in addition to clock output ON/OFF control (set by SCR)

Note: etu: Elementary time unit (time for transfer of 1 bit)

Bit 6—Block Transfer Mode (BLK): Selects block transfer mode.

Bit 6	
BLK	Description
0	Normal Smart Card interface mode operation
	• Error signal transmission/detection and automatic data retransmission performed
	TXI interrupt generated by TEND flag
	TEND flag set 12.5 etu after start of transmission (11.0 etu in GSM mode)
1	Block transfer mode operation
	 Error signal transmission/detection and automatic data retransmission not performed
	TXI interrupt generated by TDRE flag
	TEND flag set 11.5 etu after start of transmission (11.0 etu in GSM mode)

Bits 3 and 2—Basic Clock Pulse 1 and 2 (BCP1, BCP0): These bits specify the number of basic clock periods in a 1-bit transfer interval on the Smart Card interface.

Bit 3	Bit 2		
BCP1	BCP0	Description	
0	1	32 clock periods	(Initial value)
	0	64 clock periods	
1	1	372 clock periods	
	0	256 clock periods	

Bits 5, 4, 1, and 0: Operate in the same way as for the normal SCI. For details, see section 13.2.5, serial mode register (SMR).

502

14.2.4 Serial Control Register (SCR)

Bit	:	7	6	5	4	3	2	1	0
	Ī	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
Initial va	lue :	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

In smart card interface mode, the function of bits 1 and 0 of SCR changes when bit 7 of the serial mode register (SMR) is set to 1.

Bits 7 to 2—Operate in the same way as for the normal SCI.

For details, see section 13.2.6, Serial Control Register (SCR).

Bits 1 and 0—Clock Enable 1 and 0 (CKE1, CKE0): These bits are used to select the SCI clock source and enable or disable clock output from the SCK pin.

In smart card interface mode, in addition to the normal switching between clock output enabling and disabling, the clock output can be specified as to be fixed high or low.

SCMR	SMR	SC	R Setting	
SMIF	C/A, GM	CKE1	CKE0	SCK Pin Function
0	See the SC			
1	0	0	0	Operates as port I/O pin
1	0	0	1	Outputs clock as SCK output pin
1	1	0	0	Operates as SCK output pin, with output fixed low
1	1	0	1	Outputs clock as SCK output pin
1	1	1	0	Operates as SCK output pin, with output fixed high
1	1	1	1	Outputs clock as SCK output pin

HITACHI

14.3 Operation

14.3.1 Overview

The main functions of the Smart Card interface are as follows.

- One frame consists of 8-bit data plus a parity bit.
- In transmission, a guard time of at least 2 etu (elementary time units: the time for transfer of one bit), or 1 etu in block transfer mode, is provided between the end of the parity bit and the start of the next frame.
- If a parity error is detected during reception, a low error signal level is output for a1 etu period 10.5 etu after the start bit (except in block transfer mode).
- If the error signal is sampled during transmission, the same data is transmitted automatically after the elapse of 2 etu or longer. (except in block transfer mode)
- Only asynchronous communication is supported; there is no clocked synchronous communication function.

14.3.2 Pin Connections

Figure 14-2 shows a schematic diagram of Smart Card interface related pin connections.

In communication with an IC card, since both transmission and reception are carried out on a single data transmission line, the TxD pin and RxD pin should be connected with the LSI pin. The data transmission line should be pulled up to the V_{CC} power supply with a resistor.

When the clock generated on the Smart Card interface is used by an IC card, the SCK pin output is input to the CLK pin of the IC card. No connection is needed if the IC card uses an internal clock.

LSI port output is used as the reset signal.

Other pins must normally be connected to the power supply or ground.

504




Figure 14-2 Schematic Diagram of Smart Card Interface Pin Connections

Note: If an IC card is not connected, and the TE and RE bits are both set to 1, closed transmission/reception is possible, enabling self-diagnosis to be carried out.

HITACHI

14.3.3 Data Format

(1) Normal Transfer Mode

Figure 14-3 shows the normal Smart Card interface data format. In reception in this mode, a parity check is carried out on each frame, and if an error is detected an error signal is sent back to the transmitting end, and retransmission of the data is requested. If an error signal is sampled during transmission, the same data is retransmitted.




Figure 14-3 Normal Smart Card Interface Data Format

The operation sequence is as follows.

- [1] When the data line is not in use it is in the high-impedance state, and is fixed high with a pullup resistor.
- [2] The transmitting station starts transfer of one frame of data. The data frame starts with a start bit (Ds, low-level), followed by 8 data bits (D0 to D7) and a parity bit (Dp).
- [3] With the Smart Card interface, the data line then returns to the high-impedance state. The data line is pulled high with a pull-up resistor.
- [4] The receiving station carries out a parity check.

If there is no parity error and the data is received normally, the receiving station waits for reception of the next data.

If a parity error occurs, however, the receiving station outputs an error signal (DE, low-level) to request retransmission of the data. After outputting the error signal for the prescribed length of time, the receiving station places the signal line in the high-impedance state again. The signal line is pulled high again by a pull-up resistor.

[5] If the transmitting station does not receive an error signal, it proceeds to transmit the next data frame.

If it does receive an error signal, however, it returns to step [2] and retransmits the erroneous data.

(2) Block Transfer Mode

The operation sequence in block transfer mode is as follows.

- [1] When the data line in not in use it is in the high-impedance state, and is fixed high with a pullup resistor.
- [2] The transmitting station starts transfer of one frame of data. The data frame starts with a start bit (Ds, low-level), followed by 8 data bits (D0 to D7) and a parity bit (Dp).
- [3] With the Smart Card interface, the data line then returns to the high-impedance state. The data line is pulled high with a pull-up resistor.
- [4] After reception, a parity error check is carried out, but an error signal is not output even if an error has occurred. When an error occurs reception cannot be continued, so the error flag should be cleared to 0 before the parity bit of the next frame is received.
- [5] The transmitting station proceeds to transmit the next data frame.

HITACHI

14.3.4 Register Settings

Table 14-3 shows a bit map of the registers used by the smart card interface.

Bits indicated as 0 or 1 must be set to the value shown. The setting of other bits is described below.

		Bit							
Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
SMR	GM	BLK	1	O/Ē	BCP1	BCP0	CKS1	CKS0	
BRR	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1	BRR0	
SCR	TIE	RIE	TE	RE	0	0	CKE1*	CKE0	
TDR	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0	
SSR	TDRE	RDRF	ORER	ERS	PER	TEND	0	0	
RDR	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0	
SCMR	—	—	—	—	SDIR	SINV	—	SMIF	
		-							

Table 14-3 Smart Card Interface Register Settings

Notes: -: Unused bit.

*: The CKE1 bit must be cleared to 0 when the GM bit in SMR is cleared to 0.

SMR Setting: The GM bit is cleared to 0 in normal smart card interface mode, and set to 1 in GSM mode. The O/\overline{E} bit is cleared to 0 if the IC card is of the direct convention type, and set to 1 if of the inverse convention type.

Bits CKS1 and CKS0 select the clock source of the on-chip baud rate generator. Bits BCP1 and BCP0 select the number of basic clock periods in a 1-bit transfer interval. For details, see section 14.3.5, Clock.

The BLK bit is cleared to 0 in normal smart card interface mode, and set to 1 in block transfer mode.

BRR Setting: BRR is used to set the bit rate. See section 14.3.5, Clock, for the method of calculating the value to be set.

SCR Setting: The function of the TIE, RIE, TE, and RE bits is the same as for the normal SCI. For details, see section 13, Serial Communication Interface.

Bits CKE1 and CKE0 specify the clock output. When the GM bit in SMR is cleared to 0, set these bits to B'00 if a clock is not to be output, or to B'01 if a clock is to be output. When the GM bit in SMR is set to 1, clock output is performed. The clock output can also be fixed high or low.

508

Smart Card Mode Register (SCMR) Setting:


The SDIR bit is cleared to 0 if the IC card is of the direct convention type, and set to 1 if of the inverse convention type.

The SINV bit is cleared to 0 if the IC card is of the direct convention type, and set to 1 if of the inverse convention type.

The SMIF bit is set to 1 in the case of the Smart Card interface.

Examples of register settings and the waveform of the start character are shown below for the two types of IC card (direct convention and inverse convention).

• Direct convention (SDIR = SINV = $O/\overline{E} = 0$)



With the direct convention type, the logic 1 level corresponds to state Z and the logic 0 level to state A, and transfer is performed in LSB-first order. The start character data above is H'3B.

The parity bit is 1 since even parity is stipulated for the Smart Card.

• Inverse convention (SDIR = SINV = $O/\overline{E} = 1$)

										State
Ds	D7	D6	D5	D4	D3	D2	D1	D0	Dp	

With the inverse convention type, the logic 1 level corresponds to state A and the logic 0 level to state Z, and transfer is performed in MSB-first order. The start character data above is H'3F.

The parity bit is 0, corresponding to state Z, since even parity is stipulated for the Smart Card.

With the H8S/2237 Series and H8S/2227 Series, inversion specified by the SINV bit applies only to the data bits, D7 to D0. For parity bit inversion, the O/\overline{E} bit in SMR is set to odd parity mode (the same applies to both transmission and reception).

HITACHI

14.3.5 Clock

Only an internal clock generated by the on-chip baud rate generator can be used as the transmit/receive clock for the smart card interface. The bit rate is set with BRR and the CKS1, CKS0, BCP1 and BCP0 bits in SMR. The formula for calculating the bit rate is as shown below. Table 14-5 shows some sample bit rates.

If clock output is selected by setting CKE0 to 1, a clock is output from the SCK pin. The clock frequency is determined by the bit rate and the setting of bits BCP1 and BCP0.

 $B = \frac{\emptyset}{S \times 2^{2n+1} \times (N+1)} \times 10^6$

Where: N = Value set in BRR ($0 \le N \le 255$)

B = Bit rate (bit/s)

 ϕ = Operating frequency (MHz)

n = See table 14-4

S = Number of internal clocks in 1-bit period, set by BCP1 and BCP0

Table 14-4 Correspondence between n and CKS1, CKS0

n	CKS1	CKS0
0	0	0
1	_	1
2	1	0
3	_	1

Table 14-5Examples of Bit Rate B (bit/s) for Various BRR Settings
(When n = 0 and S = 372)

		ø (MHz)							
Ν	5.00	7.00	7.1424	10.00	10.714	13.00			
0	6720	9409	9600	13441	14400	17473			
1	3360	4704	4800	6720	7200	8737			
2	2240	3136	3200	4480	4800	5824			

Note: Bit rates are rounded to the nearest whole number.

510

The method of calculating the value to be set in the bit rate register (BRR) from the operating frequency and bit rate, on the other hand, is shown below. N is an integer, $0 \le N \le 255$, and the smaller error is specified.

$$\mathbf{N} = \frac{\phi}{\mathbf{S} \times 2^{2n+1} \times \mathbf{B}} \times 10^6 - 1$$

	ø (MHz)											
	5.00					7.1424		10.00		10.7136		13.00
bit/s	Ν	Error	Ν	Error	Ν	Error	Ν	Error	Ν	Error	Ν	Error
6720	0	0.00	1	30	1	28.75	1	0.01	1	7.14	2	13.33
9600					0	0.00	1	30	1	25	1	8.99

Note: A blank means no setting is available.

Table 14-7 Maximum Bit Rate at Various Frequencies (Smart Card Interface Mode) (when S = 372)

ø (MHz)	Maximum Bit Rate (bit/s)	Ν	n	
5.00	6720	0	0	
7.00	9409	0	0	
7.1424	9600	0	0	
10.00	13441	0	0	
10.7136	14400	0	0	
13.00	17473	0	0	

The bit rate error is given by the following formula:

Error (%) = ($\frac{\emptyset}{S \times 2^{2n+1} \times B \times (N+1)} \times 10^{6} - 1) \times 100$

HITACHI

14.3.6 Data Transfer Operations

Initialization: Before transmitting and receiving data, initialize the SCI as described below. Initialization is also necessary when switching from transmit mode to receive mode, or vice versa.

- [1] Clear the TE and RE bits in SCR to 0.
- [2] Clear the error flags ERS, PER, and ORER in SSR to 0.
- [3] Set the GM, BLK, O/\overline{E} , BCP1, BCP0, CKS1, CKS0 bits in SMR. Set the PE bit to 1.
- [4] Set the SMIF, SDIR, and SINV bits in SCMR.When the SMIF bit is set to 1, the TxD and RxD pins are both switched from ports to SCI pins, and are placed in the high-impedance state.
- [5] Set the value corresponding to the bit rate in BRR.
- [6] Set the CKE0 bit in SCR. Clear the TIE, RIE, TE, RE, MPIE, TEIE and CKE1 bits to 0. If the CKE0 bit is set to 1, the clock is output from the SCK pin.
- [7] Wait at least one bit interval, then set the TIE, RIE, TE, and RE bits in SCR. Do not set the TE bit and RE bit at the same time, except for self-diagnosis.

512

Serial Data Transmission (except in block transfer mode): As data transmission in smart card mode involves error signal sampling and retransmission processing, the processing procedure is different from that for the normal SCI. Figure 14-4 shows a flowchart for transmitting, and figure 14-5 shows the relation between a transmit operation and the internal registers.

[1] Perform Smart Card interface mode initialization as described above in Initialization.

- [2] Check that the ERS error flag in SSR is cleared to 0.
- [3] Repeat steps [2] and [3] until it can be confirmed that the TEND flag in SSR is set to 1.
- [4] Write the transmit data to TDR, clear the TDRE flag to 0, and perform the transmit operation. The TEND flag is cleared to 0.
- [5] When transmitting data continuously, go back to step [2].
- [6] To end transmission, clear the TE bit to 0.

With the above processing, interrupt servicing or data transfer by the DTC is possible.

If transmission ends and the TEND flag is set to 1 while the TIE bit is set to 1 and interrupt requests are enabled, a transmit data empty interrupt (TXI) request will be generated. If an error occurs in transmission and the ERS flag is set to 1 while the RIE bit is set to 1 and interrupt requests are enabled, a transfer error interrupt (ERI) request will be generated.

The timing for setting the TEND flag depends on the value of the GM bit in SMR. The TEND flag set timing is shown in figure 14-6.

If the DTC is activated by a TXI request, the number of bytes set in the DTC can be transmitted automatically, including automatic retransmission.

For details, see Interrupt Operation (Except Block Transfer Mode) and Data Transfer Operation by DTC below.

Note: For block transfer mode, see section 13.3.2, Operation in Asynchronous Mode.

HITACHI




Figure 14-4 Example of Transmission Processing Flow

514




Figure 14-5 Relation Between Transmit Operation and Internal Registers




Figure 14-6 TEND Flag Generation Timing in Transmission Operation

Serial Data Reception: Data reception in Smart Card mode uses the same processing procedure as for the normal SCI. Figure 14-7 shows an example of the transmission processing flow.

- [1] Perform Smart Card interface mode initialization as described above in Initialization.
- [2] Check that the ORER flag and PER flag in SSR are cleared to 0. If either is set, perform the appropriate receive error processing, then clear both the ORER and the PER flag to 0.
- [3] Repeat steps [2] and [3] until it can be confirmed that the RDRF flag is set to 1.
- [4] Read the receive data from RDR.
- [5] When receiving data continuously, clear the RDRF flag to 0 and go back to step [2].
- [6] To end reception, clear the RE bit to 0.




Figure 14-7 Example of Reception Processing Flow

516

With the above processing, interrupt servicing or data transfer by the DTC is possible.

If reception ends and the RDRF flag is set to 1 while the RIE bit is set to 1 and interrupt requests are enabled, a receive data full interrupt (RXI) request will be generated. If an error occurs in reception and either the ORER flag or the PER flag is set to 1, a transfer error interrupt (ERI) request will be generated.

If the DTC is activated by an RXI request, the receive data in which the error occurred is skipped, and only the number of bytes of receive data set in the DTC are transferred.

For details, see Interrupt Operation and Data Transfer Operation by DTC below.

If a parity error occurs during reception and the PER is set to 1, the received data is still transferred to RDR, and therefore this data can be read.

Note: For block transfer mode, see section 13.3.2, Operation in Asynchronous Mode.

Mode Switching Operation: When switching from receive mode to transmit mode, first confirm that the receive operation has been completed, then start from initialization, clearing RE bit to 0 and setting TE bit to 1. The RDRF flag or the PER and ORER flags can be used to check that the receive operation has been completed.

When switching from transmit mode to receive mode, first confirm that the transmit operation has been completed, then start from initialization, clearing TE bit to 0 and setting RE bit to 1. The TEND flag can be used to check that the transmit operation has been completed.

Fixing Clock Output Level: When the GM bit in SMR is set to 1, the clock output level can be fixed with bits CKE1 and CKE0 in SCR. At this time, the minimum clock pulse width can be made the specified width.

Figure 14-8 shows the timing for fixing the clock output level. In this example, GM is set to 1, CKE1 is cleared to 0, and the CKE0 bit is controlled.




Figure 14-8 Timing for Fixing Clock Output Level

Interrupt Operation (Except Block Transfer Mode): There are three interrupt sources in smart card interface mode: transmit data empty interrupt (TXI) requests, transfer error interrupt (ERI)

517

requests, and receive data full interrupt (RXI) requests. The transmit end interrupt (TEI) request is not used in this mode.

When the TEND flag in SSR is set to 1, a TXI interrupt request is generated.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated.

When any of flags ORER, PER, and ERS in SSR is set to 1, an ERI interrupt request is generated. The relationship between the operating states and interrupt sources is shown in table 14-8.

Note: For block transfer mode, see section 13.4, SCI Interrupts.

Operating State		Flag	Enable Bit	Interrupt Source	DTC Activation
Transmit Mode	Normal operation	TEND	TIE	ТХІ	Possible
	Error	ERS	RIE	ERI	Not possible
Receive Mode	Normal operation	RDRF	RIE	RXI	Possible
	Error	PER, ORER	RIE	ERI	Not possible

Table 14-8 Smart Card Mode Operating States and Interrupt Sources

Data Transfer Operation by DTC: In smart card mode, as with the normal SCI, transfer can be carried out using the DTC. In a transmit operation, the TDRE flag is also set to 1 at the same time as the TEND flag in SSR, and a TXI interrupt is generated. If the TXI request is designated beforehand as a DTC activation source, the DTC will be activated by the TXI request, and transfer of the transmit data will be carried out. The TDRE and TEND flags are automatically cleared to 0 when data transfer is performed by the DTC. In the event of an error, the SCI retransmits the same data automatically. During this period, TEND remains cleared to 0 and the DTC is not activated. Therefore, the SCI and DTC will automatically transmit the specified number of bytes, including retransmission in the event of an error. However, the ERS flag is not cleared automatically when an error occurs, and so the RIE bit should be set to 1 beforehand so that an ERI request will be generated in the event of an error, and the ERS flag will be cleared.

When performing transfer using the DTC, it is essential to set and enable the DTC before carrying out SCI setting. For details of the DTC setting procedures, see section 8, Data Transfer Controller (DTC).

In a receive operation, an RXI interrupt request is generated when the RDRF flag in SSR is set to 1. If the RXI request is designated beforehand as a DTC activation source, the DTC will be activated by the RXI request, and transfer of the receive data will be carried out. The RDRF flag is cleared to 0 automatically when data transfer is performed by the DTC. If an error occurs, an error flag is set but the RDRF flag is not. Consequently, the DTC is not activated, but instead, an ERI interrupt request is sent to the CPU. Therefore, the error flag should be cleared. 518

Note: For block transfer mode, see section 13.4, SCI Interrupts.

14.3.7 Operation in GSM Mode

Switching the Mode: When switching between smart card interface mode and software standby mode, the following switching procedure should be followed in order to maintain the clock duty.

- When changing from smart card interface mode to software standby mode
- [1] Set the data register (DR) and data direction register (DDR) corresponding to the SCK pin to the value for the fixed output state in software standby mode.
- [2] Write 0 to the TE bit and RE bit in the serial control register (SCR) to halt transmit/receive operation. At the same time, set the CKE1 bit to the value for the fixed output state in software standby mode.
- [3] Write 0 to the CKE0 bit in SCR to halt the clock.
- [4] Wait for one serial clock period.

During this interval, clock output is fixed at the specified level, with the duty preserved.

- [5] Make the transition to the software standby state.
- · When returning to smart card interface mode from software standby mode
- [6] Exit the software standby state.
- [7] Write 1 to the CKE0 bit in SCR and output the clock. Signal generation is started with the normal duty.




Figure 14-9 Clock Halt and Restart Procedure

HITACHI

Powering On: To secure the clock duty from power-on, the following switching procedure should be followed.

- [1] The initial state is port input and high impedance. Use a pull-up resistor or pull-down resistor to fix the potential.
- [2] Fix the SCK pin to the specified output level with the CKE1 bit in SCR.
- [3] Set SMR and SCMR, and switch to smart card mode operation.
- [4] Set the CKE0 bit in SCR to 1 to start clock output.

14.3.8 Operation in Block Transfer Mode

Operation in block transfer mode is the same as in SCI asynchronous mode, except for the following points. For details, see section 13.3.2, Operation in Asynchronous Mode.

(1) Data Format

The data format is 8 bits with parity. There is no stop bit, but there is a 2-bit (1-bit or more in reception) error guard time.

Also, except during transmission (with start bit, data bits, and parity bit), the transmission pins go to the high-impedance state, so the signal lines must be fixed high with a pull-up resistor.

(2) Transmit/Receive Clock

Only an internal clock generated by the on-chip baud rate generator can be used as the transmit/receive clock. The number of basic clock periods in a 1-bit transfer interval can be set to 32, 64, 372, or 256 with bits BCP1 and BCP0. For details, see section 14.3.5, Clock.

(3) ERS (FER) Flag

As with the normal Smart Card interface, the ERS flag indicates the error signal status, but since error signal transmission and reception is not performed, this flag is always cleared to 0.

520

14.4 Usage Notes

The following points should be noted when using the SCI as a Smart Card interface.

Receive Data Sampling Timing and Reception Margin in Smart Card Interface Mode: In Smart Card interface mode, the SCI operates on a basic clock with a frequency of 32, 64, 372, or 256 times the transfer rate (as determined by bits BCP1 and BCP0).

In reception, the SCI samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Receive data is latched internally at the rising edge of the 16th, 32nd, 186th, or 128th pulse of the basic clock. Figure 14-10 shows the receive data sampling timing when using a clock of 372 times the transfer rate.




Figure 14-10 Receive Data Sampling Timing in Smart Card Mode (Using Clock of 372 Times the Transfer Rate)

Thus the reception margin in asynchronous mode is given by the following formula.

Formula for reception margin in smart card interface mode

$$M = \left| (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\%$$

Where M: Reception margin (%)

N: Ratio of bit rate to clock (N = 32, 64, 372, and 256)

D: Clock duty (D = 0 to 1.0)

L: Frame length (L = 10)

F: Absolute value of clock frequency deviation

Assuming values of F = 0, D = 0.5 and N = 372 in the above formula, the reception margin formula is as follows.

When D = 0.5 and F = 0, M = $(0.5 - 1/2 \times 372) \times 100\%$ = 49.866%

Retransfer Operations (Except Block Transfer Mode): Retransfer operations are performed by the SCI in receive mode and transmit mode as described below.

- Retransfer operation when SCI is in receive mode Figure 14-11 illustrates the retransfer operation when the SCI is in receive mode.
- [1] If an error is found when the received parity bit is checked, the PER bit in SSR is automatically set to 1. If the RIE bit in SCR is enabled at this time, an ERI interrupt request is generated. The PER bit in SSR should be kept cleared to 0 until the next parity bit is sampled.
- [2] The RDRF bit in SSR is not set for a frame in which an error has occurred.
- [3] If no error is found when the received parity bit is checked, the PER bit in SSR is not set to 1.
- [4] If no error is found when the received parity bit is checked, the receive operation is judged to have been completed normally, and the RDRF flag in SSR is automatically set to 1. If the RIE bit in SCR is enabled at this time, an RXI interrupt request is generated.

If DTC data transfer by an RXI source is enabled, the contents of RDR can be read automatically. When the RDR data is read by the DTC, the RDRF flag is automatically cleared to 0.

[5] When a normal frame is received, the pin retains the high-impedance state at the timing for error signal transmission.

522




Figure 14-11 Retransfer Operation in SCI Receive Mode

- Retransfer operation when SCI is in transmit mode Figure 14-12 illustrates the retransfer operation when the SCI is in transmit mode.
- [6] If an error signal is sent back from the receiving end after transmission of one frame is completed, the ERS bit in SSR is set to 1. If the RIE bit in SCR is enabled at this time, an ERI interrupt request is generated. The ERS bit in SSR should be kept cleared to 0 until the next parity bit is sampled.
- [7] The TEND bit in SSR is not set for a frame for which an error signal indicating an abnormality is received.
- [8] If an error signal is not sent back from the receiving end, the ERS bit in SSR is not set.
- [9] If an error signal is not sent back from the receiving end, transmission of one frame, including a retransfer, is judged to have been completed, and the TEND bit in SSR is set to 1. If the TIE bit in SCR is enabled at this time, a TXI interrupt request is generated.

If data transfer by the DTC by means of the TXI source is enabled, the next data can be written to TDR automatically. When data is written to TDR by the DTC, the TDRE bit is automatically cleared to 0.




Figure 14-12 Retransfer Operation in SCI Transmit Mode

HITACHI

524

Section 15 A/D Converter

15.1 Overview

The H8S/2237 Series and H8S/2227 Series incorporates a successive approximation type 10-bit A/D converter that allows up to eight analog input channels to be selected.

15.1.1 Features

A/D converter features are listed below

- 10-bit resolution
- Eight input channels
- Settable analog conversion voltage range
 - Conversion of analog voltages with the reference voltage pin (V_{ref}) as the analog reference voltage
- High-speed conversion
 Minimum conversion time: 13.4 µs per channel (at 10 MHz operation)
- Choice of single mode or scan mode
 - Single mode: Single-channel A/D conversion
 - --- Scan mode: Continuous A/D conversion on 1 to 4 channels
- Four data registers
 - Conversion results are held in a 16-bit data register for each channel
- Sample and hold function
- Three kinds of conversion start
 - Choice of software or timer conversion start trigger (TPU or 8-bit timer), or ADTRG pin
- A/D conversion end interrupt generation
 A/D conversion end interrupt (ADI) request can be generated at the end of A/D conversion
- Module stop mode can be set
 - As the initial setting, A/D converter operation is halted. Register access is enabled by exiting module stop mode.

HITACHI

15.1.2 Block Diagram

Figure 15-1 shows a block diagram of the A/D converter.




Figure 15-1 Block Diagram of A/D Converter

526

15.1.3 Pin Configuration

Table 15-1 summarizes the input pins used by the A/D converter.

The AVcc and AVss pins are the power supply pins for the analog block in the A/D converter. The Vref pin is the A/D conversion reference voltage pin.

The eight analog input pins are divided into two groups: group 0 (AN0 to AN3), and group 1 (AN4 to AN7).

Pin Name	Symbol	I/O	Function
Analog power supply pin	AVcc	Input	Analog block power supply
Analog ground pin	AVss	Input	Analog block ground and reference voltage
Reference voltage pin	Vref	Input	A/D conversion reference voltage
Analog input pin 0	AN0	Input	Group 0 analog inputs
Analog input pin 1	AN1	Input	
Analog input pin 2	AN2	Input	
Analog input pin 3	AN3	Input	
Analog input pin 4	AN4	Input	Group 1 analog inputs
Analog input pin 5	AN5	Input	
Analog input pin 6	AN6	Input	
Analog input pin 7	AN7	Input	
A/D external trigger input pin	ADTRG	Input	External trigger input for starting A/D conversion

Table 15-1A/D Converter Pins

15.1.4 Register Configuration

Table 15-2 summarizes the registers of the A/D converter.

Table 15-2 A/D Converter Registers

Name	Abbreviation	R/W	Initial Value	Address*1
A/D data register AH	ADDRAH	R	H'00	H'FF90
A/D data register AL	ADDRAL	R	H'00	H'FF91
A/D data register BH	ADDRBH	R	H'00	H'FF92
A/D data register BL	ADDRBL	R	H'00	H'FF93
A/D data register CH	ADDRCH	R	H'00	H'FF94
A/D data register CL	ADDRCL	R	H'00	H'FF95
A/D data register DH	ADDRDH	R	H'00	H'FF96
A/D data register DL	ADDRDL	R	H'00	H'FF97
A/D control/status register	ADCSR	R/(W)* ²	H'00	H'FF98
A/D control register	ADCR	R/W	H'33	H'FF99
Module stop control register A	MSTPCRA	R/W	H'3F	H'FDE8

Notes: 1. Lower 16 bits of the address.

2. Bit 7 can only be written with 0 for flag clearing.

528

15.2 Register Descriptions

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	—	_			—	
Initial value	:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

15.2.1 A/D Data Registers A to D (ADDRA to ADDRD)

There are four 16-bit read-only ADDR registers, ADDRA to ADDRD, used to store the results of A/D conversion.

The 10-bit data resulting from A/D conversion is transferred to the ADDR register for the selected channel and stored there. The upper 8 bits of the converted data are transferred to the upper byte (bits 15 to 8) of ADDR, and the lower 2 bits are transferred to the lower byte (bits 7 and 6) and stored. Bits 5 to 0 are always read as 0.

The correspondence between the analog input channels and ADDR registers is shown in table 15-3.

ADDR can always be read by the CPU. The upper byte can be read directly, but for the lower byte, data transfer is performed via a temporary register (TEMP). For details, see section 15.3, Interface to Bus Master.

The ADDR registers are initialized to H'0000 by a reset, and in standby mode or module stop mode.

Table 15-3	Analog Input Channels and Corresponding ADDR Registers	

Ana	log Input Channel		
Group 0	Group 1	A/D Data Register	
AN0	AN4	ADDRA	
AN1	AN5	ADDRB	
AN2	AN6	ADDRC	
AN3	AN7	ADDRD	

HITACHI

15.2.2 A/D Control/Status Register (ADCSR)

Bit :	7	6	5	4	3	2	1	0
	ADF	ADIE	ADST	SCAN	—	CH2	CH1	CH0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: * Only 0 can be written to bit 7, to clear this flag.

ADCSR is an 8-bit readable/writable register that controls A/D conversion operations.

ADCSR is initialized to H'00 by a reset, and in hardware standby mode or module stop mode.

Bit 7—A/D End Flag (ADF): Status flag that indicates the end of A/D conversion.

Description	
[Clearing conditions]	(Initial value)
 When 0 is written to the ADF flag after reading ADF = 1 	
When the DTC is activated by an ADI interrupt and ADDR is read	
[Setting conditions]	
Single mode: When A/D conversion ends	
Scan mode: When A/D conversion ends on all specified channels	
	 [Clearing conditions] When 0 is written to the ADF flag after reading ADF = 1 When the DTC is activated by an ADI interrupt and ADDR is read [Setting conditions] Single mode: When A/D conversion ends

Bit 6—A/D Interrupt Enable (ADIE): Selects enabling or disabling of interrupt (ADI) requests at the end of A/D conversion.

Bit 6	
-------	--

ADIE	Description	
0	A/D conversion end interrupt (ADI) request disabled	(Initial value)
1	A/D conversion end interrupt (ADI) request enabled	

530

Bit 5—A/D Start (ADST): Selects starting or stopping on A/D conversion. Holds a value of 1 during A/D conversion.

The ADST bit can be set to 1 by software, a timer conversion start trigger, or the A/D external trigger input pin (\overline{ADTRG}).

Bit 5

ADST	D	escription		
0	٠	A/D conversi	on stopped	(Initial value)
1	•	Single mode:	A/D conversion is started. Cleared to 0 automa conversion on the specified channel ends	atically when
	•	Scan mode:	A/D conversion is started. Conversion continu selected channels until ADST is cleared to 0 by a transition to standby mode or module stop m	y software, a reset, or

Bit 4—Scan Mode (SCAN): Selects single mode or scan mode as the A/D conversion operating mode. See section 15.4, Operation, for single mode and scan mode operation. Only set the SCAN bit while conversion is stopped.

 Bit 4

 SCAN
 Description

 0
 Single mode

 1
 Scan mode

Bit 3—Reserved: 0 should be written to this bit.

Bits 2 to 0—Channel Select 2 to 0 (CH2 to CH0): Together with the SCAN bit, these bits select the analog input channels.

Only set the input channel while conversion is stopped (ADST = 0).

HITACHI

Group Selection	Chan	nel Selection	D	escription
CH2	CH1	CH0	Single Mode (SCAN = 0)	Scan Mode (SCAN = 1)
0	0	0	AN0 (Initial value)	AN0
		1	AN1	AN0, AN1
	1	0	AN2	AN0 to AN2
		1	AN3	AN0 to AN3
1	0	0	AN4	AN4
		1	AN5	AN4, AN5
	1	0	AN6	AN4 to AN6
		1	AN7	AN4 to AN7

15.2.3 A/D Control Register (ADCR)

Bit :	7	6	5	4	3	2	1	0
	TRGS1	TRGS0	—	—	CKS1	CKS0	—	—
Initial value	0	0	1	1	0	0	1	1
R/W	R/W	R/W	—	—	R/W	R/W	—	R/W

ADCR is an 8-bit readable/writable register that enables or disables external triggering of A/D conversion operations and sets the A/D conversion time.

ADCR is initialized to H'33 by a reset, and in standby mode or module stop mode.

Bits 7 and 6—Timer Trigger Select 1 and 0 (TRGS1, TRGS0): Select enabling or disabling of the start of A/D conversion by a trigger signal. Only set bits TRGS1 and TRGS0 while conversion is stopped (ADST = 0).

Bit 7	Bit 6		
TRGS1	TRGS0	 Description	
0	0	A/D conversion start by software is enabled	(Initial value)
	1	A/D conversion start by TPU conversion start trigger is en	nabled
1	0	A/D conversion start by 8-bit timer conversion start trigge	r is enabled
	1	A/D conversion start by external trigger pin ($\overline{\text{ADTRG}}$) is e	nabled

Bits 5, 4 and 1—Reserved: These bits are reserved; they are always read as 1 and cannot be modified.

532

Bits 3 and 2—Clock Select 1 and 0 (CKS1, CKS0): These bits select the A/D conversion time. The conversion time should be changed only when ADST = 0. The conversion time setting should not exceed the conversion times shown in section 21.5, A/D Conversion Characteristics.

Bit 3	Bit 2		
CKS1	CKS0	Description	
0	0	Conversion time = 530 states (max.)	(Initial value)
	1	Conversion time = 260 states (max.)	
1	0	Conversion time = 134 states (max.)	
	1	Conversion time = 68 states (max.)	

Bit 0—Reserved: 1 should be written to this bit.

15.2.4 Module Stop Control Register A (MSTPCRA)

Bit	:	7	6	5	4	3	2	1	0
		MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA0
Initial valu	ie :	0	0	1	1	1	1	1	1
R/W	:	R/W							

MSTPCR is a 8-bit readable/writable register that performs module stop mode control.

When the MSTPA1 bit in MSTPCR is set to 1, A/D converter operation stops at the end of the bus cycle and a transition is made to module stop mode. Registers cannot be read or written to in module stop mode. For details, see section 20.5, Module Stop Mode.

MSTPCRA is initialized to H'3F by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 1—Module Stop (MSTPA1): Specifies the A/D converter module stop mode.

Bit 1 MSTPA1 Description 0 A/D converter module stop mode cleared 1 A/D converter module stop mode set (Initial value)

15.3 Interface to Bus Master

ADDRA to ADDRD are 16-bit registers, and the data bus to the bus master is 8 bits wide. Therefore, in accesses by the bus master, the upper byte is accessed directly, but the lower byte is accessed via a temporary register (TEMP).

A data read from ADDR is performed as follows. When the upper byte is read, the upper byte value is transferred to the CPU and the lower byte value is transferred to TEMP. Next, when the lower byte is read, the TEMP contents are transferred to the CPU.

When reading ADDR. always read the upper byte before the lower byte. It is possible to read only the upper byte, but if only the lower byte is read, incorrect data may be obtained.




Figure 15-2 shows the data flow for ADDR access.

Figure 15-2 ADDR Access Operation (Reading H'AA40)

534

15.4 Operation

The A/D converter operates by successive approximation with 10-bit resolution. It has two operating modes: single mode and scan mode.

15.4.1 Single Mode (SCAN = 0)

Single mode is selected when A/D conversion is to be performed on a single channel only. A/D conversion is started when the ADST bit is set to 1, according to the software or external trigger input. The ADST bit remains set to 1 during A/D conversion, and is automatically cleared to 0 when conversion ends.

On completion of conversion, the ADF flag is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated. The ADF flag is cleared by writing 0 after reading ADCSR.

When the operating mode or analog input channel must be changed during analog conversion, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. After making the necessary changes, set the ADST bit to 1 to start A/D conversion again. The ADST bit can be set at the same time as the operating mode or input channel is changed.

Typical operations when channel 1 (AN1) is selected in single mode are described next. Figure 15-3 shows a timing diagram for this example.

- [1] Single mode is selected (SCAN = 0), input channel AN1 is selected (CH2 = 0, CH1 = 0, CH0 = 1), the A/D interrupt is enabled (ADIE = 1), and A/D conversion is started (ADST = 1).
- [2] When A/D conversion is completed, the result is transferred to ADDRB. At the same time the ADF flag is set to 1, the ADST bit is cleared to 0, and the A/D converter becomes idle.
- [3] Since ADF = 1 and ADIE = 1, an ADI interrupt is requested.
- [4] The A/D interrupt handling routine starts.
- [5] The routine reads ADCSR, then writes 0 to the ADF flag.
- [6] The routine reads and processes the connection result (ADDRB).
- [7] Execution of the A/D interrupt handling routine ends. After that, if the ADST bit is set to 1, A/D conversion starts again and steps [2] to [7] are repeated.




Figure 15-3 Example of A/D Converter Operation (Single Mode, Channel 1 Selected)

15.4.2 Scan Mode (SCAN = 1)

Scan mode is useful for monitoring analog inputs in a group of one or more channels. When the ADST bit is set to 1 by a software, timer or external trigger input, A/D conversion starts on the first channel in the group (AN0). When two or more channels are selected, after conversion of the first channel ends, conversion of the second channel (AN1) starts immediately. A/D conversion continues cyclically on the selected channels until the ADST bit is cleared to 0. The conversion results are transferred for storage into the ADDR registers corresponding to the channels.

When the operating mode or analog input channel must be changed during analog conversion, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. After making the necessary changes, set the ADST bit to 1 to start A/D conversion again from the first channel (AN0). The ADST bit can be set at the same time as the operating mode or input channel is changed.

Typical operations when three channels (AN0 to AN2) are selected in scan mode are described next. Figure 15-4 shows a timing diagram for this example.

- [1] Scan mode is selected (SCAN = 1), scan group 0 is selected (CH2 = 0), analog input channels AN0 to AN2 are selected (CH1 = 1, CH0 = 0), and A/D conversion is started (ADST = 1)
- [2] When A/D conversion of the first channel (AN0) is completed, the result is transferred to ADDRA. Next, conversion of the second channel (AN1) starts automatically.
- [3] Conversion proceeds in the same way through the third channel (AN2).
- [4] When conversion of all the selected channels (AN0 to AN2) is completed, the ADF flag is set to 1 and conversion of the first channel (AN0) starts again. If the ADIE bit is set to 1 at this time, an ADI interrupt is requested after A/D conversion ends.
- [5] Steps [2] to [4] are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops. After that, if the ADST bit is set to 1, A/D conversion starts again from the first channel (AN0).

HITACHI




Figure 15-4 Example of A/D Converter Operation (Scan Mode, Channels AN0 to AN2 Selected)

15.4.3 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input at a time t_D after the ADST bit is set to 1, then starts conversion. Figure 15-5 shows the A/D conversion timing. Table 15-4 indicates the A/D conversion time.

As indicated in figure 15-5, the A/D conversion time includes t_D and the input sampling time. The length of t_D varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in table 15-4.

In scan mode, the values given in table 15-4 apply to the first conversion time. The values given in table 15-5 apply to the second and subsequent conversions.




Figure 15-5 A/D Conversion Timing

HITACHI

Table 15-4 A/D Conversion Time (Single Mode)

		CKS1 = 0			CKS1 = 0								
		CKS0 = 0			CKS0 = 1		CKS0 = 0		CKS0 = 1				
Item	Symbol	Min	Тур	Мах	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
A/D conversion start delay	t _D	18	—	33	10	_	17	6	_	9	4	_	5
Input sampling time	t _{SPL}	—	127	—	—	63	—	_	31	—	_	15	—
A/D conversion time	t _{conv}	515	_	530	259	_	266	131		134	67		68

Note: Values in the table are the number of states.

Table 15-5	A/D Conversion	Time	(Scan M	(Iode)
------------	----------------	------	---------	--------

CKS1	CKS0	Conversion Time (State)
0	0	512 (Fixed)
	1	256 (Fixed)
1	0	128 (Fixed)
	1	64 (Fixed)

15.4.4 External Trigger Input Timing

A/D conversion can be externally triggered. When the TRGS1 and TRGS0 bits are set to 11 in ADCR, external trigger input is enabled at the $\overline{\text{ADTRG}}$ pin. A falling edge at the $\overline{\text{ADTRG}}$ pin sets the ADST bit to 1 in ADCSR, starting A/D conversion. Other operations, in both single and scan modes, are the same as if the ADST bit has been set to 1 by software. Figure 15-6 shows the timing.




Figure 15-6 External Trigger Input Timing

540

15.5 Interrupts

The A/D converter generates an A/D conversion end interrupt (ADI) at the end of A/D conversion. ADI interrupt requests can be enabled or disabled by means of the ADIE bit in ADCSR.

The DTC can be activated by an ADI interrupt. Having the converted data read by the DTC in response to an ADI interrupt enables continuous conversion to be achieved without imposing a load on software.

The A/D converter interrupt source is shown in table 15-6.

Table 15-6 A/D Converter Interrupt Source

Interrupt Source	Description	DTC Activation
ADI	Interrupt due to end of conversion	Possible

15.6 Usage Notes

The following points should be noted when using the A/D converter.

Setting Range of Analog Power Supply and Other Pins:

(1) Analog input voltage range

The voltage applied to analog input pin ANn during A/D conversion should be in the range $AVss \le ANn \le Vref$.

(2) Relation between AVcc, AVss and Vcc, Vss

As the relationship between AVcc, AVss and Vcc, Vss, set AVss = Vss. If the A/D converter is not used, the AVCC and AVSS pins must on no account be left open.

(3) Vref input range

The analog reference voltage input at the Vref pin set in the range Vref \leq AVcc.

If conditions (1), (2), and (3) above are not met, the reliability of the device may be adversely affected.

Notes on Board Design: In board design, digital circuitry and analog circuitry should be as mutually isolated as possible, and layout in which digital circuit signal lines and analog circuit signal lines cross or are in close proximity should be avoided as far as possible. Failure to do so may result in incorrect operation of the analog circuitry due to inductance, adversely affecting A/D conversion values.

HITACHI

Also, digital circuitry must be isolated from the analog input signals (AN0 to AN7), analog reference power supply (Vref), and analog power supply (AVcc) by the analog ground (AVss). Also, the analog ground (AVss) should be connected at one point to a stable digital ground (Vss) on the board.

Notes on Noise Countermeasures: A protection circuit connected to prevent damage due to an abnormal voltage such as an excessive surge at the analog input pins (AN0 to AN7) and analog reference power supply (Vref) should be connected between AVcc and AVss as shown in figure 15-7.

Also, the bypass capacitors connected to AVcc and Vref and the filter capacitor connected to AN0 to AN7 must be connected to AVss.

If a filter capacitor is connected as shown in figure 15-7, the input currents at the analog input pins (AN0 to AN7) are averaged, and so an error may arise. Also, when A/D conversion is performed frequently, as in scan mode, if the current charged and discharged by the capacitance of the sample-and-hold circuit in the A/D converter exceeds the current input via the input impedance (R_{in}), an error will arise in the analog input pin voltage. Careful consideration is therefore required when deciding the circuit constants.





Figure 15-7 Example of Analog Input Protection Circuit

542

Table 15-7 Analog Pin Specifications

Item	Min	Max	Unit	
Analog input capacitance	—	20	pF	
Permissible signal source impedance		5*	kΩ	

Note: * When V_{cc} = 2.7 V to 3.6 V



Note: Values are reference values.

Figure 15-8 Analog Input Pin Equivalent Circuit

A/D Conversion Precision Definitions: H8S/2237 Series and H8S/2227 Series A/D conversion precision definitions are given below.

• Resolution

The number of A/D converter digital output codes

Offset error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from the minimum voltage value B'0000000000 (H'000) to B'0000000001 (H'001) (see figure 15-10).

• Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from B'111111110 (H'3FE) to B'1111111111 (H'3FF) (see figure 15-10).

- Quantization error The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 15-9).
- Nonlinearity error

The error with respect to the ideal A/D conversion characteristic between the zero voltage and the full-scale voltage. Does not include the offset error, full-scale error, or quantization error.

• Absolute precision

The deviation between the digital value and the analog input value. Includes the offset error, full-scale error, quantization error, and nonlinearity error.

543




Figure 15-9 A/D Conversion Precision Definitions (1)

544




Figure 15-10 A/D Conversion Precision Definitions (2)

Permissible Signal Source Impedance: H8S/2237 Series and H8S/2227 Series analog input is designed so that conversion precision is guaranteed for an input signal for which the signal source impedance is 5 k Ω or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds 5 k Ω , charging may be insufficient and it may not be possible to guarantee the A/D conversion precision.

However, if a large capacitance is provided externally, the input load will essentially comprise only the internal input resistance of 10 k Ω , and the signal source impedance is ignored.

However, since a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., $5 \text{ mV}/\mu s$ or greater).

When converting a high-speed analog signal, a low-impedance buffer should be inserted.

HITACHI

Influences on Absolute Precision: Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute precision. Be sure to make the connection to an electrically stable GND such as AV_{ss} .

Care is also required to insure that filter circuits do not communicate with digital signals on the mounting board, so acting as antennas.




Figure 15-11 Example of Analog Input Circuit

546

Section 16 D/A Converter

Provided in the H8S/2237 Series.

Not provided in the H8S/2227 Series.

16.1 Overview

The H8S/2237 Series includes a two-channel D/A converter.

16.1.1 Features

D/A converter features are listed below

- 8-bit resolution
- Two output channels
- Maximum conversion time of 10 µs (with 20 pF load)
- Output voltage of 0 V to V_{ref}
- D/A output hold function in software standby mode
- Module stop mode can be set
 - As the initial setting, D/A converter operation is halted. Register access is enabled by exiting module stop mode.

HITACHI

16.1.2 Block Diagram

Figure 16-1 shows a block diagram of the D/A converter.




Figure 16-1 Block Diagram of D/A Converter

16.1.3 Pin Configuration

Table 16-1 summarizes the input and output pins of the D/A converter.

Table 16-1 Pin Configuration

Pin Name	Symbol	I/O	Function
Analog power pin	AVCC	Input	Analog power source
Analog ground pin	AVSS	Input	Analog ground and reference voltage
Analog output pin 0	DA0	Output	Channel 0 analog output
Analog output pin 1	DA1	Output	Channel 1 analog output
Reference voltage pin	Vref	Input	Analog reference voltage

16.1.4 Register Configuration

Table 16-2 summarizes the registers of the D/A converter.

Table 16-2 D/A Converter Registers

Name	Abbreviation	R/W	Initial Value	Address*
D/A data register 0	DADR0	R/W	H'00	H'FDAC
D/A data register 1	DADR1	R/W	H'00	H'FDAD
D/A control register	DACR	R/W	H'1F	H'FDAE
Module stop control register C	MSTPCRC	R/W	H'FF	H'FDEA

Note:* Lower 16 bits of the address.

16.2 Register Descriptions

16.2.1 D/A Data Registers 0 and 1 (DADR0, DADR1)

Bit	:	7	6	5	4	3	2	1	0
Initial va	alue:	0	0	0	0	0	0	0	0
R/W	:	R/W							

D/A data registers 0 and 1 (DADR0 and DADR1) are 8-bit readable/writable registers that store data for conversion.

HITACHI

Whenever output is enabled, the value in the D/A data register is converted and output from the analog output pin.

DADR0 and DADR1 are each initialized to H'00 by a reset and in hardware standby mode.

16.2.2 D/A Control Register (DACR)

Bit	:	7	6	5	4	3	2	1	0
		DAOE1	DAOE0	DAE	—	—	_	_	—
Initial va	alue:	0	0	0	1	1	1	1	1
R/W	:	R/W	R/W	R/W	_	_	_		_

DACR is an 8-bit readable/writable register that controls the operation of the D/A converter.

DACR is initialized to H'1F by a reset and in hardware standby mode.

Bit 7—D/A Output Enable 1 (DAOE1): Controls D/A conversion and analog output.

Bit 7		
DAOE1	Description	
0	Analog output DA1 is disabled	(Initial value)
1	Channel 1 D/A conversion is enabled; analog output DA1 is enabled	

Bit 6—D/A Output Enable 0 (DAOE0): Controls D/A conversion and analog output.

Bit 6		
DAOE0	Description	
0	Analog output DA0 is disabled	(Initial value)
1	Channel 0 D/A conversion is enabled; analog output DA0 is enabled	

Bit 5—D/A Enable (DAE): The DAOE0 and DAOE1 bits both control D/A conversion. When the DAE bit is cleared to 0, the channel 0 and 1 D/A conversions are controlled independently. When the DAE bit is set to 1, the channel 0 and 1 D/A conversions are controlled together.

Output of resultant conversions is always controlled independently by the DAOE0 and DAOE1 bits.

550

Bit 7	Bit 6	Bit 5		
DAOE1	DAOE0	DAE	Description	
0	0	*	Channel 0 and 1 D/A conversions disabled	
	1	0	Channel 0 D/A conversion enabled Channel 1 D/A conversion disabled	
		1	Channel 0 and 1 D/A conversions enabled	
1	0	0	Channel 0 D/A conversion disabled Channel 1 D/A conversion enabled	
		1	Channel 0 and 1 D/A conversions enabled	
	1	*	Channel 0 and 1 D/A conversions enabled	
				*: Don't care

If the H8S/2237 Series enters software standby mode when D/A conversion is enabled, the D/A output is held and the analog power current is the same as during D/A conversion. When it is necessary to reduce the analog power current in software standby mode, clear the DAOE0, DAOE1, and DAE bits to 0 to disable D/A output.

Bits 4 to 0—Reserved: Read-only bits, always read as 1.

16.2.3 Module Stop Control Register C (MSTPCRC)

Bit	:	7	6	5	4	3	2	1	0
		MSTPC7	MSTPC6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	MSTPC0
Initial value	:	1	1	1	1	1	1	1	1
R/W	:	R/W							

MSTPCRC is a 8-bit readable/writable register that performs module stop mode control.

When the MSTPC5 bit in MSTPCR is set to 1, D/A converter operation stops at the end of the bus cycle and a transition is made to module stop mode. Registers cannot be read or written to in module stop mode. For details, see section 20.5, Module Stop Mode.

MSTPCR is initialized to H'FF by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 5—Module Stop (MSTPC5): Specifies the D/A converter module stop mode.

HITACHI

Bit 5		
MSTPC5	 Description	
0	D/A converter module stop mode cleared	
1	D/A converter module stop mode set	(Initial value)

16.3 Operation

The D/A converter includes D/A conversion circuits for two channels, each of which can operate independently.

D/A conversion is performed continuously while enabled by DACR. If either DADR0 or DADR1 is written to, the new data is immediately converted. The conversion result is output by setting the corresponding DAOE0 or DAOE1 bit to 1.

The operation example described in this section concerns D/A conversion on channel 0. Figure 16-2 shows the timing of this operation.

- [1] Write the conversion data to DADR0.
- [2] Set the DAOE0 bit in DACR to 1. D/A conversion is started and the DA0 pin becomes an output pin. The conversion result is output after the conversion time has elapsed. The output value is expressed by the following formula:

 $\frac{\text{DADR contents}}{256} \times V_{\text{ref}}$

The conversion results are output continuously until DADR0 is written to again or the DAOE0 bit is cleared to 0.

- [3] If DADR0 is written to again, the new data is immediately converted. The new conversion result is output after the conversion time has elapsed.
- [4] If the DAOE0 bit is cleared to 0, the DA0 pin becomes an input pin.

552




Figure 16-2 Example of D/A Converter Operation

HITACHI

554

Section 17 RAM

17.1 Overview

The H8S/2237 and H8S/2227 have 16 kbytes of on-chip high-speed static RAM, and the H8S/2235, H8S/2233, H8S/2225, and H8S/2223 have 4 kbytes. The RAM is connected to the CPU by a 16-bit data bus, enabling one-state access by the CPU to both byte data and word data. This makes it possible to perform fast word data transfer.

The on-chip RAM can be enabled or disabled by means of the RAM enable bit (RAME) in the system control register (SYSCR).

17.1.1 Block Diagram

Figure 17-1 shows a block diagram of the on-chip RAM.




Figure 17-1 Block Diagram of RAM (H8S/2237)

HITACHI

17.1.2 Register Configuration

The on-chip RAM is controlled by SYSCR. Table 17-1 shows the address and initial value of SYSCR.

Table 17-1RAM Register

System control register SYSCR	R/W	H'01	H'FDE5

Note: * Lower 16 bits of the address.

17.2 Register Descriptions

17.2.1 System Control Register (SYSCR)

Bit	:	7	6	5	4	3	2	1	0
		—	_	INTM1	INTM0	NMIEG	MRESE	—	RAME
Initial va	lue :	0	0	0	0	0	0	0	1
R/W	:	—	—	R/W	R/W	R/W	R/W	—	R/W

The on-chip RAM is enabled or disabled by the RAME bit in SYSCR. For details of other bits in SYSCR, see section 3.2.2, System Control Register (SYSCR).

Bit 0—RAM Enable (RAME): Enables or disables the on-chip RAM. The RAME bit is initialized when the reset state is released. It is not initialized in software standby mode.

Bit 0		
RAME	 Description	
0	On-chip RAM is disabled	
1	On-chip RAM is enabled	(Initial value)

556

17.3 Operation

When the RAME bit is set to 1, accesses to addresses H'FFB000 to H'FFEFBF and H'FFFFC0 to H'FFFFFF in the H8S/2237 and H8S/2227, and to addresses H'FFE000 to H'FFEFBF and H'FFFFFC0 to H'FFFFFF in the H8S/2235, H8S/2233, H8S/2225, and H8S/2223, are directed to the on-chip RAM. When the RAME bit is cleared to 0, the off-chip address space is accessed.

Since the on-chip RAM is connected to the CPU by an internal 16-bit data bus, it can be written to and read in byte or word units. Each type of access can be performed in one state.

Even addresses use the upper 8 bits, and odd addresses use the lower 8 bits. Word data must start at an even address.

17.4 Usage Note

DTC register information can be located in addresses H'FFEBC0 to H'FFEFBF. When the DTC is used, the RAME bit must not be cleared to 0.

HITACHI

HITACHI

Section 18 ROM

18.1 Overview

The H8S/2237, H8S/2235, H8S/2227, and H8S/2225 have 128 kbytes of on chip ROM (PROM or mask ROM), and the H8S/2233 and H8S/2223 have 64 kbytes. The CPU accesses both byte data and word data in one state, making possible rapid instruction fetches and high-speed processing.

The on-chip ROM is enabled or disabled by setting the mode pins (MD2, MD1, and MD0).

The PROM version of the H8S/2237 Series can be programmed with a general-purpose PROM programmer, by setting PROM mode.

18.1.1 Block Diagram

Figure 18-1 shows a block diagram of the on-chip ROM.




Figure 18-1 Block Diagram of ROM (H8S/2237, H8S/2235, H8S/2227, H8S/2225)

HITACHI

18.2 Operation

The on-chip ROM is connected to the CPU by a 16-bit data bus, and both byte and word data can be accessed in one state. Even addresses are connected to the upper 8 bits, and odd addresses to the lower 8 bits. Word data must start at an even address.

The on-chip ROM is enabled and disabled by setting the mode pins (MD2, MD1, and MD0). These settings are shown in table 18-1.

Table 18-1 Operating Modes and ROM Area

			Mode F	Pin		
Operating Mode		MD2	MD1	MD0	On-Chip ROM	
Mode 1*1	_	0	0	1	_	
Mode 2*1	-		1	0	_	
Mode 3*1	-			1	_	
Mode 4	Advanced expanded mode with on-chip ROM disabled	1	0	0	Disabled	
Mode 5	Advanced expanded mode with on-chip ROM disabled	-		1	_	
Mode 6	Advanced expanded mode with on-chip ROM enabled	-	1	0	Enabled (128 kbytes)* ²	
Mode 7	Advanced single-chip mode	-		1	Enabled (128 kbytes)*2	
Notoo: 1	Net evolution in the HRC/2227 Series of	2010	0007 0	orioo		

Notes: 1. Not available in the H8S/2237 Series and H8S/2227 Series.

2. 128 kbytes in the H8S/2237, H8S/2235, H8S/2227, and H8S/2225; 64 kbytes in the H8S/2233 and H8S/2223.

560

18.3 PROM Mode

18.3.1 PROM Mode Setting

The PROM version of the H8S/2237 Series suspends its microcontroller functions when placed in PROM mode, enabling the on-chip PROM to be programmed. This programming can be done with a PROM programmer set up in the same way as for the HN27C101 ($V_{PP} = 12.5$ V). Use of a socket adapter to convert from 100 pins to 32 pins enables programming with a commercial PROM programmer.

Caution is required when selecting the PROM programmer, as the H8S/2237 Series does not support page mode.

Table 18-2 shows how PROM mode is selected.

Table 18-2 Selecting PROM Mode

Pin Names	Setting	
MD2, MD1, MD0	Low	
STBY		
PA2, PA1	High	
	riigii	

18.3.2 Socket Adapter and Memory Map

Programs can be written and verified by attaching a socket adapter to convert from 100 pins to 32 pins to the PROM programmer. Table 18-3 gives ordering information for the socket adapter, and figure 18-2 shows the wiring of the socket adapter. Figure 18-3 shows the memory map in PROM mode.

HITACHI

(FP-100B, TFP-1			EPRO	M socket
				DIP-32
Pin No.	Pin		Pin	Pin No.
59	RES		VPP	1
4	PD0		EO0	13
5	PD1		EO1	14
6	PD2		EO2	15
7	PD3		EO3	17
8	PD4		EO4	18
9	PD5		EO5	19
10	PD6		EO6	20
11	PD7		EO7	21
13	PC0		EA0	12
15	PC1		EA1	11
16	PC2		EA2	10
17	PC3		EA3	9
18	PC4		EA4	8
19	PC5		EA5	7
20	PC6		EA6	6
21	PC7		EA7	5
22	PB0		EA8	27
60	NMI		EA9	26
24	PB2		EA10	23
25	PB3		EA11	25
26	PB4		EA12	4
27	PB5		EA13	28
28	PB6		EA14	29
29	PB7		EA15	3
30	PA0		EA16	2
73	PF2		CE	22
23	PB1		ŌĒ	24
74	PF1		PGM	31
12, 62	VCC		V _{cc}	32
54	AVCC	→		
53	Vref	→		
31	PA1	→		
32	PA2			
14, 64	VSS		V _{SS}	16
42	AVSS			
61	STBY			
55	MD0	• L		
56	MD1	VPF	P : Pro	gramming power
67	MD2		to EO0 :Dat 6 to EA0:Ado :Out	

Figure 18-2 HD6472237 Socket Adapter Pin Correspondence Diagram (FP-100B, TFP-100B, TFP-100G)

562

HD64 (FP-1			EPRO	DM socket	
(1				
Pin No.	Pin		Pin	HN27C101 (DIP-32) Pin No.	
62	RES		VPP	1	
7	PD0		EO0	13	
8	PD1		EO1	14	
9	PD2		EO2	15	
10	PD3		EO3	17	
11	PD4		EO4	18	
12	PD5		EO5	19	
13	PD6		EO6	20	
14	PD7		EO7	21	
16	PC0		EA0	12	
18	PC1		EA1	11	
19	PC2		EA2	10	
20	PC3		EA3	9	
21	PC4		EA4	8	
22	PC5		EA5	7	
23	PC6		EA6	6	
24	PC7		EA7	5	
25	PB0		EA8	27	
63	NMI		EA9	26	
27	PB2		EA10	23	
28	PB3		EA11	25	
29	PB4		EA12	4	
30	PB5		EA13	28	
31	PB6		EA14	29	
32	PB7		EA15	3	
33	PA0		EA16	2	
76	PF2		CE	22	
26	PB1		ŌĒ	24	
77	PF1		PGM	31	
15, 65	VCC		V _{CC}	32	
57	AVCC	-			
56	Vref	i			
34	PA1				
35	PA2				
17, 67	VSS		V _{SS}	16	
45	AVSS				
64	STBY				
58	MD0	——• L			
59	MD1	Vp		gramming power supply	(12.5 V)
70	MD2		7 to EO0: Dat	a input/output	
		EA OE CE PG	: Ou Chi	dress input tput enable p enable gram	
Note: Pins not shown in this	figure shoul	be left open.		gian	

Figure 18-3 HD6472237 Socket Adapter Pin Correspondence Diagram (FP-100A)

563

Table 18-3 Socket Adapters

Microcontroller	Package	Minato Electronics	Data IO Japan
H8S/2237	100-pin TQFP (TFP-100B)	ME2237ESNS1H	H7223BT100D3201
	100-pin TQFP (TFP-100G)	ME2237ESMS1H	H7223GT100D3201
	100-pin QFP (FP-100A)	ME2237ESFS1H	H7223AQ100D3201
	100-pin QFP (FP-100B)	ME2237ESHS1H	H7223BQ100D3201




Figure 18-4 Memory Map in PROM Mode

564

18.4 Programming

18.4.1 Overview

Table 18-4 shows how to select the program, verify, and program-inhibit modes in PROM mode.

	Pins						
Mode	CE	ŌE	PGM	V_{PP}	V_{cc}	EO7 to EO0	EA16 to EA0
Program	L	Н	L	V_{PP}	V_{cc}	Data input	Address input
Verify	L	L	Н	V_{PP}	V_{cc}	Data output	Address input
Program-inhibit	L	L	L	V_{PP}	V_{cc}	High impedance	Address input
	L	Н	Н				
	Н	L	L				
	Н	Н	Н				

Table 18-4 Mode Selection in PROM Mode

Legend

L : Low voltage level

H : High voltage level

 $V_{_{\rm PP}}~:V_{_{\rm PP}}$ voltage level

 $V_{cc}\,:V_{cc}$ voltage level

Programming and verification should be carried out using the same specifications as for the standard HN27C101.

However, do not set the PROM programmer to page mode does not support page programming. A PROM programmer that only supports page programming cannot be used. When choosing a PROM programmer, check that it supports high-speed programming in byte units. Always set addresses within the range H'00000 to H'1FFFF.

18.4.2 Programming and Verification

An efficient, high-speed programming procedure can be used to program and verify PROM data. This procedure writes data quickly without subjecting the chip to voltage stress or sacrificing data reliability. It leaves the data H'FF in unused addresses. Figure 18-5 shows the basic high-speed programming flowchart. Tables 18-5 and 18-6 list the electrical characteristics of the chip during programming. Figure 18-6 shows a timing chart.

HITACHI




Figure 18-5 High-Speed Programming Flowchart

566

Table 18-5 DC Characteristics in PROM Mode

(When $V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}C \pm 5^{\circ}C$)

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Input high voltage	EO7 to EO0, EA16 to EA0, $\overline{OE}, \overline{CE}, \overline{PGM}$	V _{IH}	2.4	_	V _{cc} + 0.3	V	
Input low voltage	EO7 to EO0, EA16 to EA0, OE, CE, PGM	V _{IL}	-0.3	_	0.8	V	
Output high voltage	EO7 to EO0	V _{OH}	2.4	_	_	V	I _{OH} = -200 μA
Output low voltage	EO7 to EO0	V _{oL}	—	—	0.45	V	I _{oL} = 1.6 mA
Input leakage current	EO7 to EO0, EA16 to EA0, OE, CE, PGM	I _u	_	_	2	μA	V _{in} = 5.25 V/0.5 V
V _{cc} current		I _{cc}	_	_	40	mA	
V _{PP} current		I _{PP}	—		40	mA	

HITACHI

Table 18-6 AC Characteristics in PROM Mode

(When $V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$, $T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$)

ltem	Symbol	Min	Тур	Max	Unit	Test Conditions
Address setup time	t _{AS}	2	_	—	μs	Figure 18-6*1
OE setup time	t _{OES}	2	_	_	μs	
Data setup time	t _{DS}	2	_	_	μs	
Address hold time	t _{AH}	0	_	_	μs	
Data hold time	t _{DH}	2	_	_	μs	
Data output disable time	$t_{DF}^{*^2}$	_	_	130	ns	
V _{PP} setup time	t _{VPS}	2	_	_	μs	
Programming pulse width	t _{PW}	0.19	0.20	0.21	ms	
PGM pulse width for overwrite programming	t _{opw} ∗³	0.19	_	5.25	ms	
V _{cc} setup time	t _{vcs}	2	_	_	μs	
CE setup time	t _{CES}	2	_	_	μs	
Data output delay time	t _{oe}	0	_	150	ns	
	/					

Notes: 1. Input pulse level: 0.8 V to 2.2 V

Input rise time and fall time \leq 20 ns Timing reference levels: Input: 1.0 V, 2.0 V Output: 0.8 V, 2.0 V

2. t_{DF} is defined to be when output has reached the open state, and the output level can no longer be referenced.

3. $t_{\mbox{\tiny OPW}}$ is defined by the value shown in the flowchart.

HITACHI




Figure 18-6 PROM Programming/Verification Timing

HITACHI

18.4.3 Programming Precautions

- Program using the specified voltages and timing. The programming voltage (V_{PP}) in PROM mode is 12.5 V. Applied voltages in excess of the specified values can permanently destroy the MCU. Be particularly careful about the PROM programmer's overshoot characteristics. If the PROM programmer is set to Hitachi HN27C101 specifications, V_{PP} will be 12.5 V.
- Before programming, check that the MCU is correctly mounted in the PROM programmer. Overcurrent damage to the MCU can result if the index marks on the PROM programmer, socket adapter, and MCU are not correctly aligned.
- Do not touch the socket adapter or MCU while programming. Touching either of these can cause contact faults and programming errors.
- The MCU cannot be programmed in page programming mode. Select the programming mode carefully.
- The size of the PROM is 128 kbytes. Always set addresses within the range H'00000 to H'1FFFF. During programming, write H'FF to unused addresses to avoid verification errors.

18.4.4 Reliability of Programmed Data

An effective way to assure the data retention characteristics of the programmed chips is to bake them at 150°C, then screen them for data errors. This procedure quickly eliminates chips with PROM memory cells prone to early failure.

Figure 18-7 shows the recommended screening procedure.




Figure 18-7 Recommended Screening Procedure

If a series of programming errors occurs while the same PROM programmer is being used, stop programming and check the PROM programmer and socket adapter for defects.

Please inform Hitachi of any abnormal conditions noted during or after programming or in screening of program data after high-temperature baking.

HITACHI

572

Section 19 Clock Pulse Generator

19.1 Overview

The H8S/2237 Series and H8S/2227 Series have a built-in clock pulse generator (CPG) that generates the system clock (\emptyset), the bus master clock, and internal clocks.

The clock pulse generator consists of a system clock oscillator, duty adjustment circuit, clock selection circuit, medium-speed clock divider, bus master clock selection circuit, subclock oscillator, and waveform shaping circuit.

19.1.1 Block Diagram

Figure 19-1 shows a block diagram of the clock pulse generator.




Figure 19-1 Block Diagram of Clock Pulse Generator

HITACHI

19.1.2 Register Configuration

The clock pulse generator is controlled by SCKCR and LPWRCR. Table 19-1 shows the register configuration.

Table 19-1 Clock Pulse Generator Register

Name	Abbreviation	R/W	Initial Value	Address*
System clock control register	SCKCR	R/W	H'00	H'FDE6
Low-power control register	LPWRCR	R/W	H'00	H'FDEC

Note:* Lower 16 bits of the address.

19.2 Register Descriptions

19.2.1 System Clock Control Register (SCKCR)

Bit	:	7	6	5	4	3	2	1	0
		PSTOP	_	—	—	—	SCK2	SCK1	SCK0
Initial va	alue:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	—	—	—	R/W	R/W	R/W

SCKCR is an 8-bit readable/writable register that performs ø clock output control and medium-speed mode control.

SCKCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 7—ø Clock Output Disable (PSTOP): Controls ø output.

	Description								
Bit 7	High-Speed Mode, Medium-Speed Mode,	• •	Software Standby Mode, Watch Mode	,					
PSTOP	Subactive Mode	Subsleep Mode	Direct Transition	Standby Mode					
0	ø output (initial value)	ø output	Fixed high	High impedance					
1	Fixed high	Fixed high	Fixed high	High impedance					

Bit 6—Reserved: This bit can be read or written to, but only 0 should be written.

Bits 5 to 3—Reserved: Read-only bits, always read as 0.

574

Bits 2 to 0—System Clock Select 2 to 0 (SCK2 to SCK0): These bits select the bus master clock used in high-speed mode and medium-speed mode. When operating the chip in subactive mode, bits SCK2 to SCK0 should all be cleared to 0.

Bit 2	Bit 1	Bit 0		
SCK2	SCK1	SCK0	 Description	
0	0	0	Bus master is in high-speed mode	(Initial value)
		1	Medium-speed clock is ø/2	
	1	0	Medium-speed clock is ø/4	
		1	Medium-speed clock is ø/8	
1	0	0	Medium-speed clock is ø/16	
		1	Medium-speed clock is ø/32	
	1	_		

19.2.2 Low-Power Control Register (LPWRCR)

Bit	7	6	5	4	3	2	1	0
	DTON	LSON	NESEL	SUBSTP	RFCUT		STC1	STC0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LPWRCR is an 8-bit readable/writable register that performs power-down mode control. LPWRCR is initialized to H'00 by a power-on reset and in hardware standby mode. It is not initialized by a manual reset or in software standby mode.

Bit 7—Direct-Transfer On Flag (DTON): Specifies whether a direct transition is made between high-speed mode or medium-speed mode and subactive mode when making a power-down transition by executing a SLEEP instruction. The operating mode to which the transition is made after SLEEP instruction execution is determined by a combination of other control bits.

HITACHI

Bit 7	
DTON	Description
0	 When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made to sleep mode, software standby mode, or watch mode When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode or watch mode (Initial value)
1	• When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made directly to subactive mode*, or a transition is made to sleep mode or sofware standby mode
	 When a SLEEP instruction is executed in subactive mode, a transition is made directly to high-speed mode, or a transition is made to subsleep mode

Note: * In the case of a transition to watch mode or subactive mode, high-speed mode must be set.

Bit 6—Low-Speed On Flag (LSON): Determines the operating mode in combination with other control bits when making a power-down transition by executing a SLEEP instruction. Also controls whether a transition is made to high-speed mode or medium-speed mode, or to subactive mode, when watch mode is cleared.

Bit 6

LSON	Description
0	 When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made to sleep mode, software standby mode, or watch mode
	 When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode*, or directly to high-speed mode
	 After watch mode is cleared, a transition is made to high-speed mode
	(Initial value)
1	• When a SLEEP instruction is executed in high-speed mode, a transition is made to watch mode or subactive mode
	 When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode or watch mode
	After watch mode is cleared, a transition is made to subactive mode

Note: * In the case of a transition to watch mode or subactive mode, high-speed mode must be set.

576

Bit 5—Noise Elimination Sampling Frequency Select (NESEL): Selects the frequency at which the subclock (\emptyset SUB) generated by the subclock oscillator is sampled with the clock (\emptyset) generated by the system clock oscillator. When $\emptyset = 5$ MHz or higher, this bit should be cleared to 0.

Bit 5		
NESEL	Description	
0	Sampling at ø divided by 32	(Initial value)
1	Sampling at ø divided by 4	

Bit 4—Subclock Oscillator Control (SUBSTP): Controls operation and stopping of the subclock oscillator.

Bit 4		
SUBSTP	Description	
0	Subclock oscillator operates	(Initial value)
1	Subclock oscillator is stopped	

Bit 3—Built-in Feedback Resistor Control (RFCUT): Selects whether the oscillator's built-in feedback resistor and duty adjustment circuit are used with external clock input. Do not access this bit when a crystal oscillator is used.

After this bit is set when using external clock input, a transition should intially be made to software standby mode, watch mode, or subactive mode. Switching between use and non-use of the oscillator's built-in feedback resistor and duty adjustment circuit is performed when the transition is made to software standby mode, watch mode, or subactive mode.

Bit 3		
RFCUT	Description	
0	System clock oscillator's built-in feedback resistor and duty adjustment circuit are used (Initial	value)
1	System clock oscillator's built-in feedback resistor and duty adjustment circuit an used	re not

Bit 2—Reserved: This bit can be read or written to, but should only be written with 0.

Bits 1 and 0—Frequency Multiplication Factor (STC1, STC0): The STC bits specify the frequency multiplication factor of the PLL circuit incorporated into the evaluation chip. The specified frequency multiplication factor is valid after a transition to software standby mode, watch mode, or subactive mode.

With the H8S/2237 Series and H8S/2227 Series, STC1 and STC0 must both be set to 1. After a reset, STC1 and STC0 are both cleared to 0, and so must be set to 1.

Bit 1	Bit 0		
STC1	STC0	Description	
0	0	x1	(Initial value)
	1	x2 (Setting prohibited)	
1	0	x4 (Setting prohibited)	
	1	PLL is bypassed	

19.3 System Clock Oscillator

Clock pulses can be supplied by connecting a crystal resonator, or by input of an external clock.

19.3.1 Connecting a Crystal Resonator

Circuit Configuration: A crystal resonator can be connected as shown in the example in figure 19-2. Select the damping resistance R_d according to table 19-2. An AT-cut parallel-resonance crystal should be used.




Figure 19-2 Connection of Crystal Resonator (Example)

Table 19-2 Damping Resistance Value

Frequency (MHz)	2	4	6	8	10
R _d (Ω)	1k	500	300	200	100

Crystal Resonator: Figure 19-3 shows the equivalent circuit of the crystal resonator. Use a crystal resonator that has the characteristics shown in table 19-3 and the same resonance frequency as the system clock (ϕ).




Figure 19-3 Crystal Resonator Equivalent Circuit

HITACHI

Frequency (MHz)	2	4	6	8	10	
R _s max (Ω)	500	120	100	80	60	
C _o max (pF)	7	7	7	7	7	

Note on Board Design: When a crystal resonator is connected, the following points should be noted:

Other signal lines should be routed away from the oscillator circuit to prevent induction from interfering with correct oscillation. See figure 19-4.

When designing the board, place the crystal resonator and its load capacitors as close as possible to the XTAL and EXTAL pins.




Figure 19-4 Example of Incorrect Board Design

19.3.2 External Clock Input

Circuit Configuration: An external clock signal can be input as shown in the examples in figure 19-5. If the XTAL pin is left open, make sure that stray capacitance is no more than 10 pF.

In example (b), make sure that the external clock is held high in standby mode, subactive mode, subsleep mode, and watch mode.




Figure 19-5 External Clock Input (Examples)

External Clock: The external clock signal should have the same frequency as the system clock (*ø*).

Table 19-4 and figure 19-6 show the input conditions for the external clock.

HITACHI

Table 19-4 External Clock Input Conditions

			TAT sion	Ma	sk RO	M Ve	rsion			
			= 2.7 V 3.6 V		= 2.7 V 3.6 V		= 2.2 V 3.6 V	-	Test	
Item	Symbo	I Min	Max	Min	Max	Min	Max	Unit	Conditions	5
External clock input low pulse width	t_{EXL}	40	_	30	_	TBD	—	ns	Figure 19-6	
External clock input high pulse width	\mathbf{t}_{EXH}	40	_	30	—	TBD	—	ns	-	
External clock rise time	$\boldsymbol{t}_{\text{EXr}}$	_	10	_	7		TBD	ns	_	
External clock fall time	\mathbf{t}_{EXf}	—	10	_	7	_	TBD	ns	_	
Clock low pulse width level	t _{cL}	0.4	0.6	0.4	0.6	TBD	TBD	\mathbf{t}_{cyc}	$\emptyset \ge 5 \text{ MHz}$	Figure 21-3
		80	_	80	_	TBD	—	ns	ø < 5 MHz	-
Clock high pulse width level	t _{ch}	0.4	0.6	0.4	0.6	TBD	TBD	$\mathbf{t}_{_{\mathrm{cyc}}}$	$\emptyset \ge 5 \text{ MHz}$	
		80		80	_	TBD	_	ns	ø < 5 MHz	-

The external clock input conditions when the duty adjustment circuit is not used are shown in table 19-5 and figure 19-6. When the duty adjustment circuit is not used, the ø output waveform depends on the external clock input waveform, and so no restrictions apply.

Table 19-5	External Clock Input Conditions	when the Duty Adjustment Circuit is not Used

		ZTAT Version		Mask ROM Version				_	
			, = 2.7 3.6 V		, = 2.7 3.6 V		= 2.2 3.6 V		Test
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
External clock input low pulse width	t_{EXL}	50	—	37	—	TBD	_	ns	Figure 19-6
External clock input high pulse width	t _{EXH}	50	—	37		TBD	—	ns	_
External clock rise time	t _{EXr}	—	10	—	7		TBD	ns	
External clock fall time	\mathbf{t}_{EXf}	—	10	—	7	—	TBD	ns	_

Note: When duty adjustment circuit is not used, the maximum frequency decreases according to the input waveform. (Example: When $t_{EXL} = t_{EXH} = 50$ ns, and $t_{EXr} = t_{EXf} = 10$ ns, clock cycle time = 120 ns; therefore, maximum operating frequency = 8.3 MHz)

582




Figure 19-6 External Clock Input Timing

(3) Note on Switchover of External Clock

When two or more external clocks (e.g. 10 MHz and 2 MHz) are used as the system clock, switchover of the input clock should be carried out in software standby mode.

An example of an external clock switching circuit is shown in figure 19-7, and an example of the external clock switchover timing in figure 19-8.




Figure 19-7 Example of External Clock Switching Circuit




Figure 19-8 Example of External Clock Switchover Timing

19.4 Duty Adjustment Circuit

When the oscillator frequency is 5 MHz or higher, the duty adjustment circuit adjusts the duty cycle of the clock signal from the oscillator to generate the system clock (ϕ).

19.5 Medium-Speed Clock Divider

The medium-speed clock divider divides the system clock to generate $\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, and $\phi/32$.

19.6 Bus Master Clock Selection Circuit

The bus master clock selection circuit selects the system clock (\emptyset) or one of the medium-speed clocks ($\emptyset/2$, $\emptyset/4$, or $\emptyset/8$, $\emptyset/16$, and $\emptyset/32$) to be supplied to the bus master, according to the settings of the SCK2 to SCK0 bits in SCKCR.

19.7 Subclock Oscillator

(1) Method of Connecting 32.768 kHz Crystal Resonator

To supply a clock to the subclock oscillator, a 32.768 kHz crystal resonator should be connected as shown in figure 19-9. Cautions concerning the connection are as noted in section 19.3 (3), Notes on Board Design.




Figure 19-9 Example of Connection of 32.768 kHz Crystal Resonator

Figure 19-10 shows an equivalent circuit for the 32.768 kHz crystal resonator.

HITACHI




Figure 19-10 32.768 kHz Crystal Resonator Equivalent Circuit

(2) Pin Handling When Subclock Is Not Needed

When the subclock is not needed, connect the OSC1 pin to Vcc and leave the OSC2 pin open as shown in figure 19-11.




Figure 19-11 Pin Handling When Subclock Is Not Needed

19.8 Subclock Waveform Shaping Circuit

To eliminate noise in the subclock input from the OSC1 pin, the signal is sampled using a clock scaled from the ø clock. The sampling frequency is set with the NESEL bit in LPWRCR. For details, see section 19.2.2, Low-Power Control Register (LPWRCR).

Sampling is not performed in subactive mode, subsleep mode, or watch mode.

19.9 Note on Crystal Resonator

Since various characteristics related to the crystal resonator are closely linked to the user's board design, thorough evaluation is necessary on the user's part, for both the mask versions, and ZTAT[®] versions, using the resonator connection examples shown in this section as a guide. As the resonator circuit ratings will depend on the floating capacitance of the resonator and the mounting circuit, the ratings should be determined in consultation with the resonator manufacturer. The design must ensure that a voltage exceeding the maximum rating is not applied to the oscillator pin.

HITACHI

Section 20 Power-Down Modes

20.1 Overview

In addition to the normal program execution state, the H8S/2237 Series and H8S/2227 Series have power-down modes in which operation of the CPU and oscillator is halted and power dissipation is reduced. Low-power operation can be achieved by individually controlling the CPU, on-chip supporting modules, and so on.

The H8S/2237 Series and H8S/2227 Series operating modes are as follows:

- (1) High-speed mode
- (2) Medium-speed mode
- (3) Subactive mode
- (4) Sleep mode
- (5) Subsleep mode
- (6) Watch mode
- (7) Module stop mode
- (8) Software standby mode
- (9) Hardware standby mode

Of these, (2) to (9) are power-down modes. Sleep mode and subsleep mode are CPU modes, medium-speed mode is a CPU and bus master mode, subactive mode is a CPU, bus master, and on-chip supporting module mode, and module stop mode is an on-chip supporting module mode (including bus masters other than the CPU). Certain combinations of these modes can be set.

After a reset, the MCU is in high-speed mode.

Table 20.1 shows the internal chip states in each mode, and table 20.2 shows the conditions for transition to the various modes. Figure 20.1 shows a mode transition diagram.

HITACHI

Function		High- Speed	Medium- Speed	Sleep	Module Stop	Watch	Subactive	Subsleep	Software Standby	Hardware Standby
System clo oscillator	ck	Function- ing	Function- ing	Function- ing	Function- ing	Halted	Halted	Halted	Halted	Halted
Subclock o	scillator	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing/Halted	Halted
CPU operation	Instruc- tions	Function- ing	Medium- speed	Halted	Function- ing	Halted	Subclock operation	Halted	Halted	Halted
	Registers			Retained		Retained		Retained	Retained	Undefined
RAM		Function- ing	Function- ing	Function- ing (DTC)	Function- ing	Retained	Function- ing	Retained	Retained	Retained
I/O		Function- ing	Function- ing	Function- ing	Function- ing	Retained	Function- ing	Function- ing	Retained	High impedance
External interrupts		Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Halted
On-chip supporting module	PBC	Function- ing	Medium- speed	Function- ing	Function- ing/halted (retained)	Halted (retained)	Subclock operation	Halted (retained)	Halted (retained)	Halted (reset)
operation	DTC						Halted (retained)			
	WDT1	-	Function- ing	_	Function- ing	Subclock operation	Subclock operation	Subclock operation		
	WDT0	-				Halted	-			
	TMR0, 1				Functio- ing/halted	(retained)				
	TPU				(retained)		Halted	Halted	-	
	SCI						(retained)	(retained)		
	D/A									_
	A/D				Function- ing/halted (reset)	Halted (reset)	Halted (reset)	Halted (reset)	Halted (reset)	
C " II	peration Halted (r n module	suspend eset)" me	led. eans that ide, only i	internal r	egister va	lues and	are retaine internal s itting has	tates are	initialized	J.

Table 20.1 H8S/2237 Series and H8S/2227 Series Internal States in Each Mode

: Operating state

HITACHI




Figure 20.1 Mode Transitions

HITACHI

	ä		I Bit State of Transi			
State before Transition	SSBY	PSS	LSON	DTON	State after Transition by SLEEP Instruction	State after Return by Interrupt
High-speed/ medium-speed	0	*	0	*	Sleep	High-speed/ medium-speed
	0	*	1	*	_	_
	1	0	0	*	Software standby	High-speed/ medium-speed
	1	0	1	*	_	_
	1	1	0	0	Watch	High-speed
	1	1	1	0	Watch	Subactive
	1	1	0	1	—	
	1	1	1	1	Subactive	_
Subactive	0	0	*	*	_	_
	0	1	0	*	—	
	0	1	1	*	Subsleep	Subactive
	1	0	*	*	_	_
	1	1	0	0	Watch	High-speed
	1	1	1	0	Watch	Subactive
	1	1	0	1	High-speed	_
	1	1	1	1	_	_

Table 20.2 Power-Down Mode Transition Conditions

*: Don't care

-: Don't set.

HITACHI

20.1.1 Register Configuration

The power-down modes are controlled by the SBYCR, SCKCR, LPWRCR, TCSR (WDT1), and MSTPCR registers. Table 20.3 summarizes these registers.

Name	Abbreviation	R/W	Initial Value	Address*
Standby control register	SBYCR	R/W	H'08	H'FDE4
System clock control register	SCKCR	R/W	H'00	H'FDE6
Low-power control register	LPWRCR	R/W	H'00	H'FDEC
Timer control/status register (WDT1)	TCSR	R/W	H'00	H'FFA2
Module stop control register	MSTPCRA	R/W	H'3F	H'FDE8
	MSTPCRB	R/W	H'FF	H'FDE9
	MSTPCRC	R/W	H'FF	H'FDEA

Table 20.3 Power-Down Mode Registers

Note: * Lower 16 bits of the address.

20.2 Register Descriptions

20.2.1 Standby Control Register (SBYCR)

Bit	7	6	5	4	3	2	1	0
	SSBY	STS2	STS1	STS0	OPE	—	—	—
Initial value	0	0	0	0	1	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	_	_	_

SBYCR is an 8-bit readable/writable register that performs power-down mode control.

SBYCR is initialized to H'08 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 7—Software Standby (SSBY): Determines the operating mode, in combination with other control bits, when a power-down mode transition is made by executing a SLEEP instruction. The SSBY setting is not changed by a mode transition due to an interrupt, etc.

Bit 7					
SSBY	Description				
0	Transition to sleep mode after execution of SLEEP instruction in (Initial value high-speed mode or medium-speed mode				
	Transition to subsleep mode after execution of SLEEP instruction in subactive mode				
1	Transition to software standby mode, subactive mode, or watch mode after execution of SLEEP instruction in high-speed mode or medium-speed mode				
	Transition to watch mode or high-speed mode after execution of SLEEP instruction in subactive mode				

Bits 6 to 4—Standby Timer Select 2 to 0 (STS2 to STS0): These bits select the time the MCU waits for the clock to stabilize when software standby mode, watch mode, or subactive mode is cleared and a transition is made to high-speed mode or medium-speed mode by means of a specific interrupt or instruction. With crystal oscillation, refer to table 20.4 and make a selection according to the operating frequency so that the standby time is at least 8 ms (the oscillation stabilization time). With an external clock, any selection can be made.

Bit 5	Bit 4		
STS1	STS0	 Description	
0	0	Standby time = 8192 states	(Initial value)
	1	Standby time = 16384 states	
1	0	Standby time = 32768 states	
	1	Standby time = 65536 states	
0	0	Standby time = 131072 states	
	1	Standby time = 262144 states	
1	0	Reserved	
	1	Standby time = 16 states	
	STS1 0 1	STS1 STS0 0 0 1 1 1 0 1 1 0 1 1 1 0 1 1 0 1 1	STS1STS0Description00Standby time = 8192 states11Standby time = 16384 states10Standby time = 32768 states11Standby time = 65536 states00Standby time = 131072 states11Standby time = 262144 states10Reserved

Bit 2 to 0—Reserved: This bit cannot be modified and is always read as 0.

Bit 3—Output Port Enable (OPE): Specifies whether the address bus and bus control signals $(\overline{CS0} \text{ to } \overline{CS7}, \overline{AS}, \overline{RD}, \overline{HWR}, \text{ and } \overline{LWR})$ retain their output state or go to the high-impedance state in software standby mode and watch mode, and in a direct transition.

594

Bit 3	
OPE	Description
0	In software standby mode, watch mode, and in a direct transition, address bus and bus control signals are high-impedance
1	In software standby mode, watch mode, and in a direct transition, address bus and bus control signals retain their output state (Initial value)

20.2.2 System Clock Control Register (SCKCR)

Bit	7	6	5	4	3	2	1	0
	PSTOP	—	—	_	—	SCK2	SCK1	SCK0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W		_	_	R/W	R/W	R/W

SCKCR is an 8-bit readable/writable register that performs ø clock output control and medium-speed mode control.

SCKCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 7—ø Clock Output Disable (PSTOP): Controls ø output.

Bit 7	Description			
PSTOP	Active Mode, Subactive Mode	Sleep Mode, Subsleep Mode	Software Standby Mode, Watch Mode, Direct Transition	Hardware Standby Mode
0	ø output (Initial value)	ø output	Fixed high	High impedance
1	Fixed high	Fixed high	Fixed high	High impedance

Bit 6—Reserved: This bit can be read or written to, but should only be written with 0.

Bits 5 to 3—Reserved: These bits cannot be modified and are always read as 0.

Bits 2 to 0—System Clock Select 2 to 0 (SCK2 to SCK0): These bits select the clock for the bus master in high-speed mode and medium-speed mode. When operating the device after a transition to subactive mode or watch mode, bits SCK2 to SCK0 should all be cleared to 0.

Bit 2	Bit 1	Bit 0		
SCK2	SCK1	SCK0	Description	
0	0	0	Bus master is in high-speed mode	(Initial value)
		1	Medium-speed clock is ø/2	
	1	0	Medium-speed clock is ø/4	
		1	Medium-speed clock is ø/8	
1	0	0	Medium-speed clock is ø/16	
		1	Medium-speed clock is ø/32	
	1		_	

20.2.3 Low-Power Control Register (LPWRCR)

Bit	7	6	5	4	3	2	1	0
	DTON	LSON	NESEL	SUBSTP	RFCUT		STC1	STC0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LPWRCR is an 8-bit readable/writable register that performs power-down mode control.

LPWRCR is initialized to H'00 by a power-on reset and in hardware standby mode. It is not initialized by a manual reset or in software standby mode. Only bits 7 to 4 are described here; for details of the other bits, see section 19.2.2, Low-Power Control Register (LPWRCR).

Bit 7-Direct-Transfer On Flag (DTON): Specifies whether a direct transition is made between high-speed mode, medium-speed mode, and subactive mode when making a power-down transition by executing a SLEEP instruction. The operating mode to which the transition is made after SLEEP instruction execution is determined by a combination of other control bits.

Bit 7	
DTON	Description
0	When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made to sleep mode, software standby mode, or watch mode*
	When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode or watch mode (Initial value)
1	When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made directly to subactive mode*, or a transition is made to sleep mode or software standby mode
	When a SLEEP instruction is executed in subactive mode, a transition is made directly to high-speed mode, or a transition is made to subsleep mode
Note: * W	/hen a transition is made to watch mode or subactive mode, high-speed mode must be

set.

Bit 6—Low-Speed On Flag (LSON): Determines the operating mode in combination with other control bits when making a power-down transition by executing a SLEEP instruction. Also controls whether a transition is made to high-speed mode or medium-speed mode, or to subactive mode when watch mode is cleared.

Bit 6

LSON	Description
0	When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made to sleep mode, software standby mode, or watch mode*
	When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode, or directly to high-speed mode
	After watch mode is cleared, a transition is made to high-speed mode (Initial value)
1	When a SLEEP instruction is executed in high-speed mode a transition is made to watch mode or subactive mode*
	When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode or watch mode
	After watch mode is cleared, a transition is made to subactive mode

Note: * When a transition is made to watch mode or subactive mode, high-speed mode must be set.

Bit 5—Noise Elimination Sampling Frequency Select (NESEL): Selects the frequency at which the subclock (\emptyset SUB) generated by the subclock oscillator is sampled with the clock (\emptyset) generated by the system clock oscillator. When $\emptyset = 5$ MHz or higher, clear this bit to 0.

HITACHI

Bit 5		
NESEL	Description	
0	Sampling at ø divided by 32	(Initial value)
1	Sampling at ø divided by 4	

Bit 4—Subclock Oscillator Control (SUBSTP): Controls operation and stopping of the subclock oscillator.

Bit 4

SUBSTP	 Description				
0	Subclock oscillator operates	(Initial value)			
1	Subclock oscillator is stopped				

20.2.4 Timer Control/Status Register (TCSR)

WDT1 TCSR

Bit	7	6	5	4	3	2	1	0
	OVF	WT/IT	TME	PSS	RST/NMI	CKS2	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: * Only 0 can be written in bit 7, to clear the flag.

TCSR is an 8-bit readable/writable register that performs selection of the WDT1 TCNT input clock, mode, etc.

Only bit 4 is described here. For details of the other bits, see section 12.2.2, Timer Control/Status Register (TCSR).

TCSR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 4—Prescaler Select (PSS): Selects the WDT1 TCNT input clock.

This bit also controls the operation in a power-down mode transition. The operating mode to which a transition is made after execution of a SLEEP instruction is determined in combination with other control bits.

For details, see the description of Clock Select 2 to 0 in section 12.2.2, Timer Control/Status Register (TCSR).

598

Bit 4	
PSS	Description
0	TCNT counts ø-based prescaler (PSM) divided clock pulses
	When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made to sleep mode or software standby mode (Initial value)
1	TCNT counts øSUB-based prescaler (PSS) divided clock pulses
	When a SLEEP instruction is executed in high-speed mode or medium-speed mode, a transition is made to sleep mode, watch mode*, or subactive mode*
	When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode, watch mode, or high-speed mode

Note: * When a transition is made to watch mode or subactive mode, high-speed mode must be set.

20.2.5 Module Stop Control Register (MSTPCR)

MSTPCRA

Bit	7	6	5	4	3	2	1	0
	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA0
Initial value	0	0	1	1	1	1	1	1
Read/Write	R/W							
MSTPCRB								
Bit	7	6	5	4	3	2	1	0
Dit	-	-	-		-	_	•	
	MSTPB7	MSTPB6	MSTPB5	MSTPB4	MSTPB3	MSTPB2	MSTPB1	MSTPB0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							
MSTPCRC								
Dit	7	C	F	4	2	0	4	0
Bit	7	6	5	4	3	2	1	0
	MSTPC7	MSTPC6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	MSTPC0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

MSTPCRA, MSTPCRB, and MSTPCRC are 8-bit readable/writable registers that perform module stop mode control.

HITACHI

MSTPCRA is initialized to H'3F by a reset and in hardware standby mode. MSTPCRB and MSTPCRC are initialized to H'FF. They are not initialized in software standby mode.

MSTPCRA, MSTPCRB, and MSTPCRC Bits 7 to 0—Module Stop (MSTPA7 to MSTPA0, MSTPB7 to MSTPB0, and MSTPC7 to MSTPC0): These bits specify module stop mode. See table 20.4 for the method of selecting on-chip supporting modules.

MSTPCRA, MSTPCRB, and MSTPCRC	
Bits 7 to 0	

MSTPA7 to MSTPA0, MSTPB7 to MSTPB0, and MSTPC7 to MSTPC0	Description		
0	Module stop mode is cleared (Initial value of MSTPA7, MSTPA6)		
1	Module stop mode is set (Initial value of except MSTPA7 to MSTPA6)		

20.3 Medium-Speed Mode

When the SCK2 to SCK0 bits in SCKCR are set to 1 in high-speed mode, the operating mode changes to medium-speed mode at the end of the bus cycle. In medium-speed mode, the CPU operates on the operating clock ($\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, or $\phi/32$) specified by the SCK2 to SCK0 bits. The bus master other than the CPU (the DTC) also operates in medium-speed mode. On-chip supporting modules other than the bus masters always operate on the high-speed clock (ϕ).

In medium-speed mode, a bus access is executed in the specified number of states with respect to the bus master operating clock. For example, if $\phi/4$ is selected as the operating clock, on-chip memory is accessed in 4 states, and internal I/O registers in 8 states.

Medium-speed mode is cleared by clearing all of bits SCK2 to SCK0 to 0. A transition is made to high-speed mode and medium-speed mode is cleared at the end of the current bus cycle.

If a SLEEP instruction is executed when the SSBY bit in SBYCR and the LSON bit in LPWRCR are cleared to 0, a transition is made to sleep mode. When sleep mode is cleared by an interrupt, medium-speed mode is restored.

If a SLEEP instruction is executed when the SSBY bit in SBYCR is set to 1, and the LSON bit in LPWRCR and the PSS bit in TCSR (WDT1) are both cleared to 0, a transition is made to software standby mode. When software standby mode is cleared by an external interrupt, medium-speed mode is restored.

When the $\overline{\text{RES}}$ pin and $\overline{\text{MRES}}$ pin is driven low, a transition is made to the reset state, and medium-speed mode is cleared. The same applies in the case of a reset caused by overflow of the watchdog timer.

600

When the $\overline{\text{STBY}}$ pin is driven low, a transition is made to hardware standby mode.

Figure 20.2 shows the timing for transition to and clearance of medium-speed mode.




Figure 20.2 Medium-Speed Mode Transition and Clearance Timing

20.4 Sleep Mode

20.4.1 Sleep Mode

If a SLEEP instruction is executed when the SSBY bit in SBYCR and the LSON bit in LPWRCR are both cleared to 0, the CPU enters sleep mode. In sleep mode, CPU operation stops but the contents of the CPU's internal registers are retained. Other supporting modules do not stop.

20.4.2 Clearing Sleep Mode

Sleep mode is cleared by all interrupts, or with the $\overline{\text{RES}}$ pin, $\overline{\text{MRES}}$ pin or $\overline{\text{STBY}}$ pin.

Clearing with an Interrupt: When an interrupt request signal is input, sleep mode is cleared and interrupt exception handling is started. Sleep mode will not be cleared if interrupts are disabled, or if interrupts other than NMI have been masked by the CPU.

Clearing with the $\overline{\text{RES}}$ **Pin and** $\overline{\text{MRES}}$ **Pin:** When the $\overline{\text{RES}}$ pin and $\overline{\text{MRES}}$ pin is driven low, the reset state is entered. When the $\overline{\text{RES}}$ pin and $\overline{\text{MRES}}$ pin is driven high after the prescribed reset input period, the CPU begins reset exception handling.

Clearing with the STBY Pin: When the STBY pin is driven low, a transition is made to hardware standby mode.

HITACHI

20.5 Module Stop Mode

20.5.1 Module Stop Mode

Module stop mode can be set for individual on-chip supporting modules.

When the corresponding MSTP bit in MSTPCR is set to 1, module operation stops at the end of the bus cycle and a transition is made to module stop mode. The CPU continues operating independently.

Table 20.4 shows MSTP bits and the corresponding on-chip supporting modules.

When the corresponding MSTP bit is cleared to 0, module stop mode is cleared and the module starts operating again at the end of the bus cycle. In module stop mode, the internal states of modules other than the A/D converter are retained.

After reset release, all modules other than the DTC are in module stop mode.

When an on-chip supporting module is in module stop mode, read/write access to its registers is disabled.

When a transition is made to sleep mode with all modules stopped (MSTPCR = H'FFFFFF), the bus controller and I/O ports also stop operating, enabling current dissipation to be further reduced.

602

Register	Bit	Module
MSTPCRA	MSTPA7	*
	MSTPA6	Data transfer controller (DTC)
	MSTPA5	16-bit timer pulse unit (TPU)
	MSTPA4	8-bit timers (TMR0, TMR1)
	MSTPA3	*
	MSTPA2	*
	MSTPA1	A/D converter
	MSTPA0	*
MSTPCRB	MSTPB7	Serial communication interface 0 (SCI0)
	MSTPB6	Serial communication interface 1 (SCI1)
	MSTPB5	Serial communication interface 2 (SCI2)
	MSTPB4	<u>_</u> *
	MSTPB3	<u>_</u> *
	MSTPB2	<u>_</u> *
	MSTPB1	<u>_</u> *
	MSTPB0	<u>_</u> *
MSTPCRC	MSTPC7	Serial communication interface 3 (SCI3)
	MSTPC6	<u>_</u> *
	MSTPC5	D/A converter
	MSTPC4	PC break controller (PBC)
	MSTPC3	<u>_</u> *
	MSTPC2	*
	MSTPC1	*
	MSTPC0	*

 Table 20.4
 MSTP Bits and Corresponding On-Chip Supporting Modules

Note: * Reserved.

20.5.2 Usage Note

DTC Module Stop Mode: Depending on the operating status of the DTC, the MSTPA6 bit may not be set to 1. Setting of the DTC module stop mode should be carried out only when the DTC is not activated.

For details, see section 8, Data Transfer Controller (DTC).

On-Chip Supporting Module Interrupts: Relevant interrupt operations cannot be performed in module stop mode. Consequently, if module stop mode is entered when an interrupt has been

HITACHI

requested, it will not be possible to clear the CPU interrupt source or DTC activation source. Interrupts should therefore be disabled before setting module stop mode.

Writing to MSTPCR: MSTPCR should be written to only by the CPU.

20.6 Software Standby Mode

20.6.1 Software Standby Mode

If a SLEEP instruction is executed when the SSBY bit in SBYCR is set to 1, the LSON bit in LPWRCR is cleared to 0, and the PSS bit in TCSR (WDT1) is cleared to 0, software standby mode is entered. In this mode, the CPU, on-chip supporting modules, and oscillator all stop. However, the contents of the CPU's internal registers, RAM data, and the states of on-chip supporting module other than the A/D converter, and of the I/O ports, are retained. The address bus and bus control signals are placed in the high-impedance state.

In this mode the oscillator stops, and therefore power dissipation is significantly reduced.

20.6.2 Clearing Software Standby Mode

Software standby mode is cleared by an external interrupt (NMI pin, or pins $\overline{IRQ0}$ to $\overline{IRQ7}$), or by means of the \overline{RES} pin, \overline{MRES} pin or \overline{STBY} pin.

Clearing with an Interrupt: When an NMI or IRQ0 to IRQ7 interrupt request signal is input, clock oscillation starts, and after the elapse of the time set in bits STS2 to STS0 in SYSCR, stable clocks are supplied to the entire H8S/2237 Series or H8S/2227 Series chip, software standby mode is cleared, and interrupt exception handling is started.

When software standby mode is cleared with an IRQ0 to IRQ7 interrupt, set the corresponding enable bit to 1 and ensure that an interrupt of higher priority than interrupts IRQ0 to IRQ7 is not generated. Software standby mode cannot be cleared if the interrupt has been masked by the CPU side or has been designated as a DTC activation source.

Clearing with the RES Pin and MRES Pin: When the RES pin and MRES pin are driven low, clock oscillation is started. At the same time as clock oscillation starts, clocks are supplied to the entire H8S/2237 Series or H8S/2227 Series chip. Note that the RES pin and MRES pin must be held low until clock oscillation stabilizes. When the RES pin and MRES pin go high, the CPU begins reset exception handling.

Clearing with the $\overline{\text{STBY}}$ **Pin:** When the $\overline{\text{STBY}}$ pin is driven low, a transition is made to hardware standby mode.

604

20.6.3 Setting Oscillation Stabilization Time after Clearing Software Standby Mode

Bits STS2 to STS0 in SBYCR should be set as described below.

Using a Crystal Oscillator: Set bits STS2 to STS0 so that the standby time is at least 8 ms (the oscillation stabilization time).

Table 20.5 shows the standby times for different operating frequencies and settings of bits STS2 to STS0.

STS2	STS1	STS0	Standby Time	13 MHz	10 MHz	8 MHz	6 MHz	4 MHz	2 MHz	Unit
0	0	0	8192 states	0.6	0.8	1.0	1.3	2.0	4.1	ms
		1	16384 states	1.3	1.6	2.0	2.7	4.1	8.2	
	1	0	32768 states	2.5	3.3	4.1	5.5	8.2	16.4	
_		1	65536 states	5.0	6.6	8.2	10.9	16.4	32.8	
1	0	0	131072 states	10.1	13.1	16.4	21.8	32.8	65.5	
		1	262144 states	20.2	26.2	32.8	43.6	65.6	131.2	
	1	0	Reserved	_	_	_	_	_	_	_
		1	16 states	1.2	1.6	2.0	1.7	4.0	8.0	μs

Table 20.5 Oscillation Stabilization Time Settings

: Recommended time setting

Using an External Clock: Any value can be set. Normally, use of the minimum time is recommended.

20.6.4 Software Standby Mode Application Example

Figure 20.3 shows an example in which a transition is made to software standby mode at the falling edge on the NMI pin, and software standby mode is cleared at the rising edge on the NMI pin.

In this example, an NMI interrupt is accepted with the NMIEG bit in SYSCR cleared to 0 (falling edge specification), then the NMIEG bit is set to 1 (rising edge specification), the SSBY bit is set to 1, and a SLEEP instruction is executed, causing a transition to software standby mode.

Software standby mode is then cleared at the rising edge on the NMI pin.

HITACHI




Figure 20.3 Software Standby Mode Application Example

20.6.5 Usage Notes

I/O Port States: In software standby mode, I/O port states are retained. If the OPE bit is set to 1, the address bus and bus control signal output is also retained. Therefore, there is no reduction in current dissipation for the output current when a high-level signal is output.

Current Dissipation During the Oscillation Stabilization Wait Period: Current dissipation increases during the oscillation stabilization wait period.

20.7 Hardware Standby Mode

20.7.1 Hardware Standby Mode

When the $\overline{\text{STBY}}$ pin is driven low, a transition is made to hardware standby mode from any mode.

In hardware standby mode, all functions enter the reset state and stop operation, resulting in a significant reduction in power dissipation. As long as the prescribed voltage is supplied, on-chip RAM data is retained. I/O ports are set to the high-impedance state.

606

In order to retain on-chip RAM data, the RAME bit in SYSCR should be cleared to 0 before driving the $\overline{\text{STBY}}$ pin low.

Do not change the state of the mode pins (MD2 to MD0) while the H8S/2237 Series and H8S/2227 Series are in hardware standby mode.

Hardware standby mode is cleared by means of the $\overline{\text{STBY}}$ pin and the $\overline{\text{RES}}$ pin. When the $\overline{\text{STBY}}$ pin is driven high while the $\overline{\text{RES}}$ pin is low, the reset state is set and clock oscillation is started. Ensure that the $\overline{\text{RES}}$ pin is held low until the clock oscillation stabilizes (at least 8 ms—the oscillation stabilization time—when using a crystal oscillator). When the $\overline{\text{RES}}$ pin is subsequently driven high, a transition is made to the program execution state via the reset exception handling state.

20.7.2 Hardware Standby Mode Timing

Figure 20.4 shows an example of hardware standby mode timing.

When the $\overline{\text{STBY}}$ pin is driven low after the $\overline{\text{RES}}$ pin has been driven low, a transition is made to hardware standby mode. Hardware standby mode is cleared by driving the $\overline{\text{STBY}}$ pin high, waiting for the oscillation stabilization time, then changing the $\overline{\text{RES}}$ pin from low to high.




Figure 20.4 Hardware Standby Mode Timing (Example)

HITACHI

20.8 Watch Mode

20.8.1 Watch Mode

If a SLEEP instruction is executed in high-speed mode or subactive mode when the SSBY in SBYCR is set to 1, the DTON bit in LPWRCR is cleared to 0, and the PSS bit in TCSR (WDT1) is set to 1, the CPU makes a transition to watch mode.

In this mode, the CPU and all on-chip supporting modules except WDT1 stop. The contents of CPU internal registers and on-chip RAM, and the states of the on-chip supporting functions (except the A/D converter) and I/O ports, are retained. The address bus and bus control signals go to the high-impedance state. When a transition is made to watch mode, bits SCK2 to SCK0 in SCKCR must all be cleared to 0.

20.8.2 Clearing Watch Mode

Watch mode is cleared by an interrupt (WOVI1 interrupt, NMI pin, or pins $\overline{IRQ0}$ to $\overline{IRQ7}$), or by means of the \overline{RES} pin, \overline{MRES} pin or \overline{STBY} pin.

Clearing with an Interrupt: When an interrupt request signal is input, watch mode is cleared and a transition is made to high-speed mode or medium-speed mode if the LSON bit in LPWRCR is cleared to 0, or to subactive mode if the LSON bit is set to 1. When making a transition to high-speed mode, after the elapse of the time set in bits STS2 to STS0 in SBYCR, stable clocks are supplied to the entire chip, and interrupt exception handling is started.

Watch mode cannot be cleared with an IRQ0 to IRQ7 interrupt if the corresponding enable bit has been cleared to 0, or with an on-chip supporting module interrupt if acceptance of the relevant interrupt has been disabled by the interrupt enable register or masked by the CPU.

See section 20.6.3, Setting Oscillation Stabilization Time after Clearing Software Standby Mode, for the oscillation stabilization time setting when making a transition from watch mode to high-speed mode.

Clearing with the \overline{\text{RES}} Pin and \overline{\text{MRES}} Pin: See "Clearing with the $\overline{\text{RES}}$ Pin, $\overline{\text{MRES}}$ Pin" in section 20.6.2, Clearing Software Standby Mode.

Clearing with the $\overline{\text{STBY}}$ **Pin:** When the $\overline{\text{STBY}}$ pin is driven low, a transition is made to hardware standby mode.

608

20.8.3 Usage Notes

I/O Port States: In watch mode, I/O port states are retained. If the OPE bit is set to 1, address bus and bus control signal output is also retained. Therefore, there is no reduction in current dissipation for the output current when a high-level signal is output.

Current Dissipation during the Oscillation Stabilization Wait Period: Current dissipation increases during the oscillation stabilization wait period.

20.9 Subsleep Mode

20.9.1 Subsleep Mode

If a SLEEP instruction is executed in subactive mode when the SSBY in SBYCR is cleared to 0, the LSON bit in LPWRCR is set to 1, and the PSS bit in TCSR (WDT1) is set to 1, the CPU makes a transition to subsleep mode.

In this mode, the CPU and all on-chip supporting modules except TMR0, TMR1, WDT0, and WDT1 stop. The contents of CPU internal registers and on-chip RAM, and the states of the on-chip supporting functions (except the A/D converter) and I/O ports, are retained.

20.9.2 Clearing Subsleep Mode

Subsleep mode is cleared by an interrupt (on-chip supporting module interrupt, NMI pin, or pin $\overline{IRQ0}$ to $\overline{IRQ7}$), or by means of the \overline{RES} pin, \overline{MRES} pin, or \overline{STBY} pin.

Clearing with an Interrupt: When an interrupt request signal is input, subsleep mode is cleared and interrupt exception handling is started. Subsleep mode cannot be cleared with an IRQ0 to IRQ7 interrupt if the corresponding enable bit has been cleared to 0, or with an on-chip supporting module interrupt if acceptance of the relevant interrupt has been disabled by the interrupt enable register or masked by the CPU.

Clearing with the $\overline{\text{RES}}$ Pin and $\overline{\text{MRES}}$ Pin: See "Clearing with the $\overline{\text{RES}}$ Pin, $\overline{\text{MRES}}$ Pin" in section 20.6.2, Clearing Software Standby Mode.

Clearing with the STBY Pin: When the STBY pin is driven low, a transition is made to hardware standby mode

HITACHI

20.10 Subactive Mode

20.10.1 Subactive Mode

If a SLEEP instruction is executed in high-speed mode when the SSBY bit in SBYCR, the DTON bit in LPWRCR, and the PSS bit in TCSR (WDT1) are all set to 1, the CPU makes a transition to subactive mode. When an interrupt is generated in watch mode, if the LSON bit in LPWRCR is set to 1, a transition is made to subactive mode. When an interrupt is generated in subsleep mode, a transition is made to subactive mode.

In subactive mode, the CPU performs sequential program execution at low speed on the subclock. In this mode, all on-chip supporting modules except TMR0, TMR1, WDT0, and WDT1 stop.

When operating the device in subactive mode, bits SCK2 to SCK0 in SBYCR must all be cleared to 0.

20.10.2 Clearing Subactive Mode

Subsleep mode is cleared by a SLEEP instruction, or by means of the $\overline{\text{RES}}$ pin, $\overline{\text{MRES}}$ pin, or $\overline{\text{STBY}}$ pin.

Clearing with a SLEEP Instruction: When a SLEEP instruction is executed while the SSBY bit in SBYCR is set to 1, the DTON bit in LPWRCR is cleared to 0, and the PSS bit in TCSR (WDT1) is set to 1, subactive mode is cleared and a transition is made to watch mode. When a SLEEP instruction is executed while the SSBY bit in SBYCR is cleared to 0, the LSON bit in LPWRCR is set to 1, and the PSS bit in TCSR (WDT1) is set to 1, a transition is made to subsleep mode. When a SLEEP instruction is executed while the SSBY bit in SBYCR is set to 1, the DTON bit is set to 1 and the LSON bit is cleared to 0 in LPWRCR, and the PSS bit in TCSR (WDT1) is set to 1, a transition is made directly to high-speed mode (SCK0 to SCK2 all 0).

Fort details of direct transition, see section 20.11, Direct Transition.

Clearing with the $\overline{\text{RES}}$ **Pin and** $\overline{\text{MRES}}$ **Pin:** See "Clearing with the $\overline{\text{RES}}$ Pin or $\overline{\text{MRES}}$ Pin" in section 20.6.2., Clearing Software Standby Mode.

Clearing with the $\overline{\text{STBY}}$ **Pin:** When the $\overline{\text{STBY}}$ pin is driven low, a transition is made to hardware standby mode

610

20.11 Direct Transition

20.11.1 Overview of Direct Transition

There are three operating modes in which the CPU executes programs: high-speed mode, mediumspeed mode, and subactive mode. A transition between high-speed mode and subactive mode without halting the program is called a direct transition. A direct transition can be carried out by setting the DTON bit in LPWRCR to 1 and executing a SLEEP instruction. After the transition, direct transition interrupt exception handling is started.

Direct Transition from High-Speed Mode to Subactive Mode: If a SLEEP instruction is executed in high-speed mode while the SSBY bit in SBYCR, the LSON bit and DTON bit in LPWRCR, and the PSS bit in TSCR (WDT1) are all set to 1, a transition is made to subactive mode.

Direct Transition from Subactive Mode to High-Speed Mode: If a SLEEP instruction is executed in subactive mode while the SSBY bit in SBYCR is set to 1, the LSON bit is cleared to 0 and the DTON bit is set to 1 in LPWRCR, and the PSS bit in TSCR (WDT1) is set to 1, after the elapse of the time set in bits STS2 to STS0 in SBYCR, a transition is made to directly to high-speed mode.

20.12 ø Clock Output Disabling Function

Output of the ø clock can be controlled by means of the PSTOP bit in SCKCR and the corresponding DDR bit. When the PSTOP bit is set to 1, the ø clock is stopped at the end of the bus cycle, and ø output goes high. ø clock output is enabled when PSTOP bit is cleared to 0. When DDR for the corresponding port is cleared to 0, ø clock output is disabled and input port mode is set. Table 20-6 shows the state of the ø pin in each processing mode.

Table 20-6 Ø Pin State in Each Processing Mode

DDR	0	1	1
PSTOP	_	0	1
Hardware standby mode	High Impedance	High Impedance	High Impedance
Software standby mode, watch mode, direct transition	High Impedance	Fixed high	Fixed high
Sleep mode, subsleep mode	High Impedance	ø output	Fixed high
High-speed mode, medium-speed mode, subactive mode	High Impedance	ø output	Fixed high

612

Section 21 Electrical Characteristics

21.1 Absolute Maximum Ratings

Table 21-1 lists the absolute maximum ratings.

Table 21-1 Absolute Maximum Ratings

Item	Symbol	Value	Unit
Power supply voltage	V _{cc}	-0.3 to +4.6	V
Programming voltage	V _{PP}	–0.3 to +13.5	V
Input voltage (except port 4 and 9	9) V _{in}	–0.3 to V _{cc} +0.3	V
Input voltage (port 4 and 9)	V _{in}	–0.3 to AV _{cc} +0.3	V
Reference voltage	V_{ref}	–0.3 to AV _{cc} +0.3	V
Analog power supply voltage	AV _{cc}	-0.3 to +4.6	V
Analog input voltage	V _{AN}	–0.3 to AV _{cc} +0.3	V
Operating temperature	T _{opr}	Regular specifications: -20 to +75	°C
		Wide-range specifications: -40 to +85	°C
Storage temperature	T _{stg}	-55 to +125	°C

Caution: Permanent damage to the chip may result if absolute maximum rating are exceeded.

HITACHI

- Preliminary -

21.2 Power Supply Voltage and Operating Frequency Range

Power supply voltage and operating frequency ranges (shaded areas) are shown in figure 21.1. — Preliminary —




Figure 21-1 Power Supply Voltage and Operating Ranges

HITACHI

21.3 DC Characteristics

Table 21-2 lists the DC characteristics. Table 21-3 lists the permissible output currents.

Table 21-2 DC Characteristics

— Preliminary —

Conditions: ZTAT version:	V_{CC} = 2.7 V to 3.6 V, AV_{CC} = 2.7 V to 3.6 V, V_{ref} = 2.7 V to
	AV_{CC} , $V_{SS} = AV_{SS} = 0$ V, $T_a = -20^{\circ}C$ to $+75^{\circ}C$ (regular
	specifications), $T_a = -40^{\circ}C$ to $+85^{\circ}C$ (wide-range
	specifications)*1
Mask ROM version:	$V_{CC} = 2.2$ V to 3.6 V, $AV_{CC} = 2.2$ V to 3.6 V, $V_{ref} = 2.2$ V to
	AV_{CC} , $V_{SS} = AV_{SS} = 0$ V, $T_a = -20^{\circ}C$ to $+75^{\circ}C$ (regular
	specifications), $T_a = -40^{\circ}C$ to $+85^{\circ}C$ (wide-range
	specifications)*1

ltem		Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt	IRQ7 to IRQ0	V _T ⁻	$V_{cc} imes 0.2$	_	_	V	
trigger input		V_{T}^{+}	—	—	$V_{cc} imes 0.8$	V	
voltage		$V_{\rm T}{}^{\scriptscriptstyle +}-V_{\rm T}{}^{\scriptscriptstyle -}$	$V_{cc} imes 0.07$		_	V	
Input high voltage	RES, STBY, NMI, MD2 to MD0	V _{IH}	$V_{cc} imes 0.9$	_	V _{cc} + 0.3	V	
	EXTAL	-	$V_{cc} \times 0.8$	_	V _{cc} + 0.3	V	_
	Port 1, 3, 7, A to G	-					
	Port4 and 9	-	$V_{cc} \times 0.8$	_	AV _{cc} + 0.3	V	_
Input low voltage	RES, STBY, MD2 to MD0	V _{IL}	-0.3	_	$V_{cc} imes 0.1$	V	
	NMI, EXTAL, Port 1, 3, 4, 7, 9, A to G	-	-0.3	—	$V_{cc} \times 0.2$	V	-
Output high	All output pins	V _{OH}	$V_{cc} - 0.5$	_	_	V	I _{OH} = -200 μA
voltage			$V_{cc} - 1.0$	_	_	V	I _{он} = –1 mA*2
Output low	All output pins	V _{OL}	_	_	0.4	V	I _{oL} = 0.4 mA
voltage			_	_	0.4	V	$I_{oL} = 0.8 \text{ mA}^{*2}$
Input leakage current	RES	_{in}	_	_	10.0	μΑ	V _{in} =
	STBY, NMI, MD2 to MD0		_	_	1.0	μA	$^{-}$ 0.5 to V _{cc} – 0.5 V
	Port 4, 9	-	—	_	1.0	μA	$V_{in} = 0.5 \text{ to } AV_{cc} - 0.5 \text{ V}$

HITACHI

Table 21-2 DC Characteristics (cont)

- Preliminary -

Conditions: ZTAT version:	$V_{CC} = 2.7 \text{ V}$ to 3.6 V, $AV_{CC} = 2.7 \text{ V}$ to 3.6 V, $V_{ref} = 2.7 \text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)*1
Mask ROM version:	$V_{CC} = 2.2 \text{ V to } 3.6 \text{ V}, \text{AV}_{CC} = 2.2 \text{ V to } 3.6 \text{ V}, \text{V}_{ref} = 2.2 \text{ V to}$ AV _{CC} , V _{SS} = AV _{SS} = 0 V, T _a = -20°C to +75°C (regular specifications), T _a = -40°C to +85°C (wide-range specifications)*1

Item		Symbol	Min	Тур	Мах	Unit	Test Conditions
Three-state leakage current (off state)	Port 1, 3, 7, A to G	I _{tsi}	_	_	1.0	μA	$V_{in} = 0.5$ to $V_{cc} - 0.5$ V
MOS input pull-up current	Port A to E	-I _P	10	—	300	μΑ	V _{in} = 0 V
Input	RES	\mathbf{C}_{in}	—	—	80	pF	$V_{in} = 0 V$
capacitance	NMI	_	_	_	50	pF	f = 1 MHz
	All input pins except RES and NMI	_	_	_	15	pF	$^{-}$ T _a = 25°C

Notes: 1. If the A/D and D/A converters are not used, do not leave the AV_{CC}, V_{ref}, and AV_{SS} pins open. Apply a voltage between 2.0 V and 3.6 V to the AV_{CC} and V_{ref} pins by connecting them to V_{CC}, for instance. Set V_{ref} \leq AV_{CC}. 2. V_{CC} = 2.7 V to 3.6 V

Table 21-2 DC Characteristics (cont)

— Preliminary —

Conditions: ZTAT version:		AV _{CC} specifi	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{AV}_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{V}_{ref} = 2.7 \text{ V}$ AV _{CC} , V _{SS} = AV _{SS} = 0 V, T _a = -20°C to +75°C (regular specifications), T _a = -40°C to +85°C (wide-range specifications)*1										
Item		Symbol	Min	Тур	Max	Unit	Test Conditions						
Current dissipation* ²	Normal operation	I _{CC} * ⁴		16 V _{cc} =3.0 V	28 V _{cc} =3.6 V	mA	f = 10 MHz						
	Sleep mode	-	_	12 V _{cc} =3.0 V	22 V _{cc} =3.6 V	mA	f = 10 MHz						
	All modules stopped		-							_	12	_	mA
	Medium-speec mode (ø/32)	-		8.5	_	mA	$ f = 10 \text{ MHz}, \\ V_{cc} = 3.0 \text{ V} \\ (reference values) $						
	Subactive mode	-		80	120	μA	Using 32.768 kHz crystal resonator $V_{cc} = 3.0 V$						
	Subsleep mode	-	-	-					_	60	90	μA	Using 32.768 kHz crystal resonator $V_{cc} = 3.0 V$
	Watch mode									_	8	12	μA
	Standby mode* ³	-	_	0.01	5.0	μA	$T_a \le 50^{\circ}C$ not using 32.768 kHz						
			_	_	20.0	_	50°C < T _a not using 32.768 kHz						

HITACHI

Table 21-2 DC Characteristics (cont)

- Preliminary -

Conditions: ZTAT version:

 $V_{CC} = 2.7 \text{ V}$ to 3.6 V, $AV_{CC} = 2.7 \text{ V}$ to 3.6 V, $V_{ref} = 2.7 \text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)*1

ltem		Symbol	Min	Тур	Max	Unit	Test Conditions
Analog power supply current	During A/D and D/A conversion	Al _{cc}	_	0.2	1.0	mA	AV_{cc} =3.0 V
	Idle		_	0.01	5.0	μA	
Reference current	During A/D and D/A conversion	Al _{cc}	—	1.3	2.5	mA	V _{ref} =3.0 V
	Idle		_	0.01	5.0	μA	
RAM standby v	/oltage	V _{RAM}	2.0	_	_	V	

Notes: 1. If the A/D and D/A converters are not used, do not leave the AV_{CC}, V_{ref}, and AV_{ss} pins open. Apply a voltage between 2.0 V and 3.6 V to the AV_{cc} and V_{ref} pins by connecting them to V_{cc}, for instance. Set V_{ref} \leq AV_{cc}.

2. Current dissipation values are for V_{IH} min = V_{CC} - 0.5 V, V_{IL} max = 0.5 V with all output pins unloaded and the on-chip pull-up resistors in the off state.

3. The values are for $V_{_{RAM}} \leq V_{_{CC}} <$ 2.7 V, $V_{_{IH}}$ min = $V_{_{CC}} \times$ 0.9, and $V_{_{IL}}$ max = 0.3 V.

4. $I_{\rm cc}$ depends on $V_{\rm cc}$ and f as follows:

$$\begin{split} I_{cc} & max = 1.0 \ (mA) + 0.74 \ (mA/(MHz \times V)) \times V_{cc} \times f \ (normal \ operation) \\ I_{cc} & max = 1.0 \ (mA) + 0.58 \ (mA/(MHz \times V)) \times V_{cc} \times f \ (sleep \ mode) \end{split}$$

618

Table 21-2 DC Characteristics (cont)

— Preliminary —

Conditions: Mask ROM version: $V_{CC} = 2.2 \text{ V}$ to 3.6 V, $AV_{CC} = 2.2 \text{ V}$ to 3.6 V, $V_{ref} = 2.2 \text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)*1

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Current dissipation* ²	Normal operation	I _{CC} * ⁴	_	TBD V _{cc} =3.0 V	TBD V _{cc} =3.6 V	mA	f = 13 MHz
	Sleep mode	-	_	TBD V _{cc} =3.0 V	TBD V _{cc} =3.6 V	mA	f = 13 MHz
	All modules stopped	-	_	TBD	_	mA	$ f = 13 \text{ MHz}, \\ V_{cc} = 3.0 \text{ V} \\ (reference values) $
	Medium-speed mode (ø/32)	-	_	TBD	_	mA	$ f = 13 \text{ MHz}, \\ V_{cc} = 3.0 \text{ V} \\ (reference values) $
	Subactive mode	-	_	TBD	TBD	μA	Using 32.768 kHz crystal resonator V_{cc} =3.0 V
	Subsleep mode	-	_	TBD	TBD	μA	Using 32.768 kHz crystal resonator V_{cc} =3.0 V
	Watch mode			TBD	TBD	μA	Using 32.768 kHz crystal resonator V_{cc} =3.0 V
	Standby mode*3	-	_	TBD	TBD	μA	$T_a \le 50^{\circ}C$ not using 32.768 kHz
			_		TBD	_	50°C < T _a not using 32.768 kHz

HITACHI

Table 21-2 DC Characteristics (cont)

- Preliminary -

Conditions: Mask ROM version: $V_{CC} = 2.2 \text{ V}$ to 3.6 V, $AV_{CC} = 2.2 \text{ V}$ to 3.6 V, $V_{ref} = 2.2 \text{ V}$ to AV_{CC} , $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)*1

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Analog power supply current	During A/D and D/A conversion	Al _{cc}	_	TBD	TBD	mA	AV_{cc} =3.0 V
	Idle		_	TBD	TBD	μA	
Reference current	During A/D and D/A conversion	Al _{cc}	_	TBD	TBD	mA	V _{ref} =3.0 V
	Idle		_	TBD	TBD	μA	
RAM standby v	voltage	V _{RAM}	2.0	_	_	V	

Notes: 1. If the A/D and D/A converters are not used, do not leave the AV_{CC}, V_{ref}, and AV_{ss} pins open. Apply a voltage between 2.0 V and 3.6 V to the AV_{cc} and V_{ref} pins by connecting them to V_{cc}, for instance. Set V_{ref} \leq AV_{cc}.

2. Current dissipation values are for V_{IH} min = V_{CC} - 0.5 V, V_{IL} max = 0.5 V with all output pins unloaded and the on-chip pull-up resistors in the off state.

3. The values are for $V_{_{RAM}} \leq V_{_{CC}} <$ 2.7 V, $V_{_{IH}}$ min = $V_{_{CC}} \times$ 0.9, and $V_{_{IL}}$ max = 0.3 V.

4. I_{cc} depends on V_{cc} and f as follows:

$$\begin{split} I_{cc} max = TBD (mA) + TBD (mA/(MHz \times V)) \times V_{cc} \times f \text{ (normal operation)} \\ I_{cc} max = TBD (mA) + TBD (mA/(MHz \times V)) \times V_{cc} \times f \text{ (sleep mode)} \end{split}$$

620

Table 21-3 Permissible Output Currents

- Preliminary -

Conditions: ZTAT version:	$V_{CC} = 2.7 \text{ V}$ to 3.6 V, $AV_{CC} = 2.7 \text{ V}$ to 3.6 V, $V_{ref} = 2.7 \text{ V}$ to
	AV_{CC} , $V_{SS} = AV_{SS} = 0$ V, $T_a = -20^{\circ}C$ to $+75^{\circ}C$ (regular
	specifications), $T_a = -40^{\circ}C$ to $+85^{\circ}C$ (wide-range
	specifications)*1

Mask ROM version: $V_{CC} = 2.2$ V to 3.6 V, $AV_{CC} = 2.2$ V to 3.6 V, $V_{ref} = 2.2$ V to
AV_{CC} , $V_{SS} = AV_{SS} = 0$ V, $T_a = -20^{\circ}C$ to $+75^{\circ}C$ (regular
specifications), $T_a = -40^{\circ}C$ to $+85^{\circ}C$ (wide-range
specifications)*1

Item			Symbol	Min	Тур	Max	Unit
Permissible output	All output pins	V_{cc} = 2.2 to 3.6 V	I _{ol}	_	_	0.5	mA
low current (per pin)		V_{cc} = 2.7 to 3.6 V	_	_	—	1.0	
Permissible output	Total of all	V_{cc} = 2.2 to 3.6 V	$\Sigma I_{\rm OL}$	_	_	30	mA
low current (total)	output pins	V_{cc} = 2.7 to 3.6 V	_	_	_	60	
Permissible output	All output pins	V_{cc} = 2.2 to 3.6 V	—I _{он}	_	_	0.5	mA
high current (per pin)		V_{cc} = 2.7 to 3.6 V	_	_	_	1.0	
Permissible output	Total of all	V_{cc} = 2.2 to 3.6 V	$\Sigma - \mathbf{I}_{\rm OH}$	_	_	15	mA
high current (total)	output pins	V_{cc} = 2.7 to 3.6 V				30	

Note: To protect chip reliability, do not exceed the output current values in table 21-3.

21.4 AC Characteristics

Figure 21-2 show, the test conditions for the AC characteristics.




Figure 21-2 Output Load Circuit

HITACHI

21.4.1 Clock Timing

Table 21-4 lists the clock timing

Table 21-4 Clock Timing

- Preliminary -

Condition A (ZTAT version):	$V_{\rm CC}$ = 2.7 V to 3.6 V, $AV_{\rm CC}$ = 2.7 V to 3.6 V, $V_{\rm ref}$ = 2.7 V t								
	AV_{CC} , $V_{SS} = AV_{SS} = 0$ V, $\phi = 32.768$ kHz, 2 to 10 MHz,								
	$T_a = -20$ to $+75^{\circ}C$ (regular specifications), $T_a = -40$ to $+85^{\circ}C$								
	(wide-range specifications)								
Contribute D (Mart DOM			27.V. 2.C.V. V	2734					

Condition B (Mask ROM version): $V_{CC} = 2.7 V$ to 3.6 V, $AV_{CC} = 2.7 V$ to 3.6 V, $V_{ref} = 2.7 V$ to AV_{CC} , $V_{SS} = AV_{SS} = 0 V$, $\phi = 32.768$ kHz, 2 to 13 MHz, $T_a = -20$ to $+75^{\circ}C$ (regular specifications), $T_a = -40$ to $+85^{\circ}C$

(wide-range specifications)

Condition C (Mask ROM version): $V_{CC} = 2.2 \text{ V}$ to 3.6 V, $AV_{CC} = 2.2 \text{ V}$ to 3.6 V, $V_{ref} = 2.2 \text{ V}$ to AV_{CC} , $\phi = 32.768 \text{ kHz}$, 2 to 5 MHz, $T_a = -20$ to $+75^{\circ}$ C (regular specifications), $T_a = -40$ to $+85^{\circ}$ C (wide-range specifications)

Condition A Condition B Condition C

				••••				-	
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Clock cycle time	t _{cyc}	100	500	74	500	200	500	ns	Figure 21-3
Clock high pulse width	t _{CH}	35	_	25	_	50	_	ns	_
Clock low pulse width	t _{CL}	35	—	25	_	50	—	ns	
Clock rise time	t _{Cr}	—	15	—	10	—	25	ns	
Clock fall time	t _{Cf}	—	15	—	10	_	25	ns	
Clock oscillator settling time at reset (crystal)	t _{osc1}	20	_	20	_	TBD	_	ms	Figure 21-4
Clock oscillator settling time in software standby (crystal)	t _{osc2}	8	_	8	_	TBD	_	ms	Figure 20-3
External clock output stabilization delay time	t _{DEXT}	500	_	500	_	TBD	_	μs	Figure 21-4
32 kHz clock oscillation settling time	t _{osc3}	_	2	_	2	_	TBD	S	
Subclock oscillator frequency	f _{SUB}	32.76	8	32.76	8	32.76	8	kHz	
Subclock (øSUB) cycle time	\mathbf{f}_{SUB}	30.5		30.5		30.5		μs	

622




Figure 21-3 System Clock Timing




Figure 21-4 Oscillator Settling Timing

21.4.2 Control Signal Timing

Table 21-5 lists the control signal timing.

Table 21-5 Control Signal Timing

- Preliminary -

Condition A (ZTAT version):	$\begin{split} V_{CC} &= 2.7 \text{ V to } 3.6 \text{ V}, \text{AV}_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{V}_{ref} = 2.7 \text{ V to} \\ \text{AV}_{CC}, \text{V}_{SS} &= \text{AV}_{SS} = 0 \text{ V}, \emptyset = 32.768 \text{ kHz}, 2 \text{ to } 10 \text{ MHz}, \\ \text{T}_{a} &= -20 \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)}, \\ \text{T}_{a} &= -40 \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)} \end{split}$
Condition B (Mask ROM version):	$\begin{split} V_{CC} &= 2.7 \text{ V to } 3.6 \text{ V}, \text{AV}_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{V}_{ref} = 2.7 \text{ V to} \\ \text{AV}_{CC}, \text{V}_{SS} &= \text{AV}_{SS} = 0 \text{ V}, \emptyset = 32.768 \text{ kHz}, 2 \text{ to } 13 \text{ MHz}, \\ \text{T}_{a} &= -20 \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)}, \\ \text{T}_{a} &= -40 \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)} \end{split}$
Condition C (Most DOM version)	V = 22 V + 26 V AV = 22 V + 26 V V = 22 V + 26

Condition C (Mask ROM version): $V_{CC} = 2.2$ V to 3.6 V, $AV_{CC} = 2.2$ V to 3.6 V, $V_{ref} = 2.2$ V to
AV_{CC} , $V_{SS} = AV_{SS} = 0$ V, $\phi = 32.768$ kHz, 2 to 5 MHz,
$T_a = -20$ to $+75^{\circ}C$ (regular specifications),
$T_a = -40$ to $+85^{\circ}C$ (wide-range specifications)

		Condition A		Condition B		Condition C		;	
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
RES setup time	t _{RESS}	250	—	250	—	350	—	ns	Figure 21-5
RES pulse width	t _{RESW}	20	—	20	—	20	_	t _{cyc}	
MRES setup time	t _{MRESS}	250	—	250	—	350	_	ns	
MRES pulse width	t _{MRESW}	20	_	20	_	20	_	t _{cyc}	
NMI setup time	t _{NMIS}	250	_	250	_	350	_	ns	Figure 21-6
NMI hold time	t _{NMIH}	10	_	10	_	10	_		
NMI pulse width (exiting software standby mode)	t _{NMIW}	200	_	200	—	300	—	ns	_
IRQ setup time	t _{IRQS}	250	_	250	_	350	_	ns	
IRQ hold time	t _{iRQH}	10	_	10	_	10	_	ns	
IRQ pulse width (exiting software standby mode)	t _{IRQW}	200	—	200	_	300	—	ns	_

624




Figure 21-5 Reset Input Timing




Figure 21-6 Interrupt Input Timing

21.4.3 Bus Timing

Table 21-6 lists the bus timing.

Table 21-6 Bus Timing

- Preliminary -

Condition A (ZTAT version):	$\begin{split} V_{CC} &= 2.7 \text{ V to } 3.6 \text{ V}, \text{AV}_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{V}_{ref} = 2.7 \text{ V to} \\ \text{AV}_{CC}, \text{V}_{SS} &= \text{AV}_{SS} = 0 \text{ V}, \emptyset = 2 \text{ to } 10 \text{ MHz}, \\ \text{T}_{a} &= -20 \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)}, \\ \text{T}_{a} &= -40 \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)} \end{split}$
Condition B (Mask ROM version):	$V_{CC} = 2.7 V \text{ to } 3.6 V, AV_{CC} = 2.7 V \text{ to } 3.6 V, V_{ref} = 2.7 V \text{ to } AV_{CC}, V_{ss} = AV_{ss} = 0 V, \phi = 2 \text{ to } 13 \text{ MHz},$ $T_a = -20 \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)},$ $T_a = -40 \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)}$

Condition C (Mask ROM version):	$V_{CC} = 2.2 \text{ V}$ to 3.6 V, $AV_{CC} = 2.2 \text{ V}$ to 3.6 V, $V_{ref} = 2.2 \text{ V}$ to
	AV_{CC} , $V_{SS} = AV_{SS} = 0$ V, $\phi = 2$ to 5 MHz,
	$T_a = -20$ to $+75^{\circ}$ C (regular specifications),
	$T_a = -40$ to $+85^{\circ}C$ (wide-range specifications)

		Cond	dition A	Cond	dition B	Condition C			
ltem	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Address delay time	t _{AD}	_	60	_	50	_	TBD	ns	Figure 21-7 to
Address setup time	t _{AS}	0.5×	_	0.5×	_	0.5×	_	ns	Figure 21-11
		t _{cyc} – 4	-0	t _{cyc} – 3	0	t _{cyc} – 6	0		
Address hold time	t _{AH}	0.5 imes	_	0.0 /	_	0.5 imes	_	ns	_
		t _{cyc} – 2	20	t _{cyc} – 1	5	t _{cyc} – 3	0		
CS delay time 1	t _{CSD1}	_	60	_	50	_	TBD	ns	_
AS delay time	t _{ASD}	_	60	_	50	—	TBD	ns	_
RD delay time 1	t _{RSD1}	_	60	_	50	_	TBD	ns	_
RD delay time 2	t _{RSD2}	—	60	—	50	—	TBD	ns	_
Read data setup time	t _{RDS}	30		30	_	TBD	_	ns	_
Read data hold time	t _{RDH}	0		0	_	0	_	ns	_
Read data access	t _{ACC1}	—	1.0×	—	1.0×	—	TBD	ns	
time1			t _{cyc} – 65		t _{cyc} – 65				
Read data access	t _{ACC2}	_	1.5×	_	1.5×	_	TBD	ns	_
time2			t _{cyc} – 65		t _{cyc} – 65				
Read data access	t _{ACC3}	_	2.0×	—	$2.0 \times$	—	TBD	ns	-
time3			t _{cyc} – 65		t _{cyc} – 65				

626

Table 21-6 Bus Timing (cont)

— Preliminary —

Condition A (ZTAT version):	$\begin{split} V_{CC} &= 2.7 \text{ V to } 5.5 \text{ V}, \text{ AV}_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, \text{ V}_{ref} = 2.7 \text{ V to} \\ \text{AV}_{CC}, \text{ V}_{SS} &= \text{AV}_{SS} = 0 \text{ V}, \phi = 2 \text{ to } 10 \text{ MHz}, \\ \text{T}_{a} &= -20 \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)}, \\ \text{T}_{a} &= -40 \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)} \end{split}$
Condition B (Mask ROM version):	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{AV}_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{V}_{ref} = 2.7 \text{ V to}$ $AV_{CC}, V_{SS} = AV_{SS} = 0 \text{ V}, \phi = 2 \text{ to } 13 \text{ MHz},$ $T_a = -20 \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)},$ $T_a = -40 \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)}$
Condition C (Mask ROM version):	$V_{CC} = 2.2 \text{ V to } 3.6 \text{ V}, \text{AV}_{CC} = 2.2 \text{ V to } 3.6 \text{ V}, \text{V}_{ref} = 2.2 \text{ V to}$ $AV_{CC}, V_{SS} = AV_{SS} = 0 \text{ V}, \phi = 2 \text{ to } 5 \text{ MHz},$ $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications),

		Conc	lition A	Condition B		Condition C			
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Read data access time 4	t _{ACC4}	_	2.5× t _{cyc} - 65	_	$2.5 \times t_{cyc} - 65$	_	TBD	ns	Figure 21-7 to Figure 21-12
Read data access time 5	t _{ACC5}	_	$3.0 imes t_{cyc} - 65$	_	$3.0 imes t_{cyc} - 65$	_	TBD	ns	
WR delay time 1	t _{WRD1}		60	_	50		TBD	ns	-
WR delay time 2	t _{WRD2}		60	_	50		TBD	ns	-
WR pulse width 1	t _{wsw1}	1.0× t _{cyc} - 4	 0	1.0× t _{cyc} – 3	 0	1.0× t _{cyc} – 60	_	ns	-
WR pulse width 2	t _{WSW2}	1.5× t _{cyc} – 4	 0	1.5× t _{cyc} – 3	 0	1.5× t _{cyc} – 60	_	ns	-
Write data delay time	t _{wdd}	_	80	_	70	_	TBD	ns	-
Write data setup time	t _{WDS}	0.5× t _{cyc} – 5	 0	0.5× t _{cyc} - 3	7	0.5× t _{cyc} – 100		ns	-
Write data hold time	t_{WDH}	0.5× t _{cyc} – 3	 0	$0.5 \times t_{cyc} - 1$	 5	$0.5 imes t_{cyc} - 80$	_	ns	-
WAIT setup time	t _{wrs}	60	—	50	—	90	—	ns	Figure 21-9
WAIT hold time	t _{wtH}	10	—	10	—	10	—	ns	
BREQ setup time	t _{BRQS}	60	_	50	_	90	—	ns	Figure 21-12
BACK delay time	t _{BACD}	_	60	_	50		TBD	ns	-
Bus-floating time	t _{BZD}	_	100	_	80	_	TBD	ns	

Condition A Condition B Condition C

 $T_a = -40$ to $+85^{\circ}C$ (wide-range specifications)

HITACHI




Figure 21-7 Basic Bus Timing (Two-State Access)




Figure 21-8 Basic Bus Timing (Three-State Access)




Figure 21-9 Basic Bus Timing (Three-State Access with One Wait State)




Figure 21-10 Burst ROM Access Timing (Two-State Access)




Figure 21-11 Burst ROM Access Timing (One-State Access)

632




Figure 21-12 External Bus Release Timing

HITACHI

21.4.4 Timing of On-Chip Supporting Modules

Table 21-7 lists the timing of on-chip supporting modules.

Table 21-7 Timing of On-Chip \$	Supporting N	Iodules		— Preliminary —
Condition A (ZTAT version):	$AV_{CC}, V_{SS} = T_a = -20$ to -	, C	$\tilde{\phi} = 32.768 \text{ kH}$ r specification	
Condition B (Mask ROM version):	$AV_{CC}, V_{SS} = T_a = -20$ to -	-	ø = 32.768 kH r specification	Iz, 2 to 13 MHz, ns),
Condition C (Mask ROM version):	AV_{CC} , $V_{SS} =$ $T_a = -20$ to - $T_a = -40$ to -	, ,	$\tilde{\phi} = 32.768 \text{ kH}$ r specification	Iz, 2 to 5 MHz, ns),
Item Symbol	Min Max	Min Max	Min Max	Unit Test Conditions

ltem			Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
I/O port	Output o time	data delay	t _{PWD}	_	100	_	100	_	TBD	ns	Figure 21-13
	Input da time	ita setup	t _{PRS}	50	_	50	_	80	—		
	Input da time	ita hold	t _{PRH}	50	—	50	—	50			
TPU	Timer of time	utput delay	t _{TOCD}	_	100	—	100	_	TBD	ns	Figure 21-14
	Timer in time	put setup	t _{TICS}	50	_	40	_	60			
	Timer cl setup tir	ock input ne	t _{TCKS}	50	_	40	_	60		ns	Figure 21-15
	Timer clock	Single edge	t _{TCKWH}	1.5	_	1.5	—	1.5		t _{cyc}	-
	pulse width	Both edges	t _{TCKWL}	2.5	_	2.5	_	2.5			

634

Table 21-7 Timing of On-Chip Supporting Modules (cont)

Condition A (ZTAT version):	$\begin{split} V_{CC} &= 2.7 \text{ V to } 3.6 \text{ V}, \text{AV}_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{V}_{ref} = 2.7 \text{ V to} \\ \text{AV}_{CC}, \text{V}_{SS} &= \text{AV}_{SS} = 0 \text{ V}, \phi = 32.768 \text{ kHz}, 2 \text{ to } 10 \text{ MHz}, \\ \text{T}_{a} &= -20 \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)}, \\ \text{T}_{a} &= -40 \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)} \end{split}$
Condition B (Mask ROM version):	$\begin{split} V_{CC} &= 2.7 \text{ V to } 3.6 \text{ V}, \text{AV}_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{V}_{ref} = 2.7 \text{ V to} \\ \text{AV}_{CC}, \text{V}_{SS} &= \text{AV}_{SS} = 0 \text{ V}, \phi = 32.768 \text{ kHz}, 2 \text{ to } 13 \text{ MHz}, \\ \text{T}_{a} &= -20 \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)}, \\ \text{T}_{a} &= -40 \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)} \end{split}$
Condition C (Mask ROM version):	$V_{CC} = 2.2 \text{ V to } 3.6 \text{ V}, \text{AV}_{CC} = 2.2 \text{ V to } 3.6 \text{ V}, \text{V}_{ref} = 2.2 \text{ V to}$ $AV_{CC}, V_{SS} = AV_{SS} = 0 \text{ V}, \phi = 32.768 \text{ kHz}, 2 \text{ to } 5 \text{ MHz},$ $T_a = -20 \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)},$ $T_a = -40 \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)}$


ltem			Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
TMR	Timer o time	output delay	t _{TMOD}	_	100	_	100	_	TBD	ns	Figure 21-16
	Timer r setup ti	eset input me	t _{TMRS}	50	—	50	—	80	—	ns	Figure 21-18
	Timer of setup ti	clock input me	t _{TMCS}	50	—	50	—	80	—	ns	Figure 21-17
	Timer clock	Single edge	t _{TMCWH}	1.5	_	1.5	_	1.5	—	t _{cyc}	_
	pulse width	Both edges	t _{TMCWL}	2.5	_	2.5	_	2.5	—	-	
WDT1	BUZZ o time	output delay	t _{BUZD}	—	100	_	100	_	TBD	ns	Figure 21-19
SCI	Input clock	Asynchro- nous	• t _{Scyc}	4	_	4	_	4	_	t _{cyc}	Figure 21-20
	cycle	Synchro- nous		6	—	6	—	6	—	-	
	Input cl width	ock pulse	t _{sckw}	0.4	0.6	0.4	0.6	0.4	0.6	t _{Scyc}	
	Input cl time	ock rise	t _{SCKr}	_	1.5	_	1.5	_	1.5	t _{cyc}	_
	Input cl time	ock fall	t _{SCKf}	_	1.5	_	1.5	_	1.5	-	
	Transm delay ti		t _{TXD}	_	100	_	100	_	TBD	ns	Figure 21-21

Condition A Condition B Condition C

Table 21-7 Timing of On-Chip Supporting Modules (cont)

Condition A (ZTAT version):	$\begin{split} V_{CC} &= 2.7 \text{ V to } 3.6 \text{ V}, \text{AV}_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{V}_{ref} = 2.7 \text{ V to} \\ \text{AV}_{CC}, \text{V}_{SS} &= \text{AV}_{SS} = 0 \text{ V}, \emptyset = 32.768 \text{ kHz}, 2 \text{ to } 10 \text{ MHz}, \\ \text{T}_{a} &= -20 \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)}, \\ \text{T}_{a} &= -40 \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)} \end{split}$
Condition B (Mask ROM version):	$\begin{split} V_{CC} &= 2.7 \text{ V to } 3.6 \text{ V}, \text{AV}_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{V}_{ref} = 2.7 \text{ V to} \\ \text{AV}_{CC}, \text{V}_{SS} &= \text{AV}_{SS} = 0 \text{ V}, \emptyset = 32.768 \text{ kHz}, 2 \text{ to } 13 \text{ MHz}, \\ \text{T}_a &= -20 \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)}, \\ \text{T}_a &= -40 \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)} \end{split}$
Condition C (Mask ROM version):	$V_{CC} = 2.2 \text{ V to } 3.6 \text{ V}, \text{AV}_{CC} = 2.2 \text{ V to } 3.6 \text{ V}, \text{V}_{ref} = 2.2 \text{ V to}$ $AV_{CC}, V_{SS} = AV_{SS} = 0 \text{ V}, \phi = 32.768 \text{ kHz}, 2 \text{ to } 5 \text{ MHz},$ $T_a = -20 \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)},$ $T_a = -40 \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)}$ Condition A Condition B Condition C

		Con	aition A	Con	aition B	Conai	tion C		
ltem	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
SCI	Receive data setup t _{RXS} time (synchronous)	100	_	75	_	150	_	ns	Figure 21-21
	Receive data hold t _{RXH} time (synchronous)	100	_	75	_	150	_	ns	_
A/D converter	Trigger input setup t_{TRGS} time	50	_	40	_	60	_	ns	Figure 21-22





 t_{PWD}

Figure 21-13	I/O Port	Input/Output	Timing
--------------	----------	--------------	--------

636




Figure 21-14 TPU Input/Output Timing




Figure 21-15 TPU Clock Input Timing




Figure 21-16 8-Bit Timer Output Timing




Figure 21-17 8-Bit Timer Clock Input Timing




Figure 21-18 8-Bit Timer Reset Input Timing




Figure 21-19 WDT1 Output Timing




Figure 21-20 SCK Clock Input Timing

638




Figure 21-21 SCI Input/Output Timing (Clock Synchronous Mode)




Figure 21-22 A/D Converter External Trigger Input Timing

HITACHI

21.5 A/D Conversion Characteristics

Table 21-8 lists the A/D conversion characteristics.

Table 21-8 A/D Conversion Characteristics

- Preliminary -

Condition A (ZTAT version):	$V_{CC} = AV_{CC} = 2.7 V \text{ to } 3.6 V, V_{ref} = 2.7 V \text{ to } AV_{CC},$ $V_{SS} = AV_{SS} = 0 V, \phi = 2 \text{ to } 10 \text{ MHz},$
	$T_a = -20$ to +75°C (regular specifications), $T_a = -40$ to +85°C (wide-range specifications)
Condition B (Mask ROM version):	$V_{cc} = AV_{cc} = 2.7 \text{ V to } 3.6 \text{ V}, V_{ref} = 2.7 \text{ V to } AV_{cc},$
,	$V_{ss} = AV_{ss} = 0 V, \phi = 2 \text{ to } 13 \text{ MHz},$

Condition C (Mask ROM version):	$V_{\rm CC}$ = 2.2 V to 3.6 V, $AV_{\rm CC}$ = 2.2 V to 3.6 V, $V_{\rm ref}$ = 2.2 V to
	AV_{CC} , $V_{SS} = AV_{SS} = 0$ V, $\phi = 2$ to 5 MHz,
	$T_a = -20$ to $+75^{\circ}C$ (regular specifications),

 $T_a = -40$ to $+85^{\circ}C$ (wide-range specifications)

 $T_a = -20$ to +75°C (regular specifications), $T_a = -40$ to +85°C (wide-range specifications)

	C	onditio	on A	C	onditio	on B	C			
Item	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Resolution	10	10	10	10	10	10	10	10	10	bits
Conversion time	—	_	13.4	—	—	9.9	—		26.8	μs
Analog input capacitance	_	_	20	_	_	20	_	_	20	pF
Permissible signal-source impedance	_		5	_	—	5		_	TBD	kΩ
Nonlinearity error	_	_	±6.0	—	—	±6.0	—		TBD	LSB
Offset error	—	_	±4.0	—	—	±4.0	—		TBD	LSB
Full-scale error		_	±4.0	—	—	±4.0	—		TBD	LSB
Quantization	_	_	±0.5	_	_	±0.5	_	_	TBD	LSB
Absolute accuracy	_		±8.0	_		±8.0	_		TBD	LSB

640

21.6 D/A Conversion Characteristics

Table 21-9 lists the D/A conversion characteristics.

Table 21-9 D/A Conversion Characteristics— PreliminaryCondition A (ZTAT version): $V_{CC} = AV_{CC} = 2.7 V \text{ to } 3.6 V, V_{ref} = 2.7 V \text{ to } AV_{CC}, V_{SS} = AV_{SS} = 0 V, \phi = 2 \text{ to } 10 \text{ MHz}, T_a = -20 \text{ to } +75^{\circ}\text{C} (regular specifications), T_a = -40 \text{ to } +85^{\circ}\text{C} (wide-range specifications)Condition B (Mask ROM version):<math>V_{CC} = AV_{CC} = 2.7 V \text{ to } 3.6 V, V_{ref} = 2.7 V \text{ to } AV_{CC}, V_{SS} = AV_{SS} = 0 V, \phi = 2 \text{ to } 13 \text{ MHz}, T_a = -20 \text{ to } +75^{\circ}\text{C} (regular specifications), T_a = -40 \text{ to } +85^{\circ}\text{C} (wide-range specifications)Condition C (Mask ROM version):<math>V_{CC} = 2.2 V \text{ to } 3.6 V, AV_{CC} = 2.2 V \text{ to } 3.6 V, V_{ref} = 2.2 V \text{ to } AV_{CC}, V_{SS} = AV_{SS} = 0 V, \phi = 2 \text{ to } 5 \text{ MHz}, T_a = -20 \text{ to } +75^{\circ}\text{C} (regular specifications)Condition C (Mask ROM version):<math>V_{CC} = 2.2 V \text{ to } 3.6 V, AV_{CC} = 2.2 V \text{ to } 3.6 V, V_{ref} = 2.2 V \text{ to } AV_{CC}, V_{SS} = AV_{SS} = 0 V, \phi = 2 \text{ to } 5 \text{ MHz}, T_a = -20 \text{ to } +75^{\circ}\text{C} (regular specifications)$

	Condition A			Co	Condition B			onditio	on C		
ltem	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
Resolution	8	8	8	8	8	8	8	8	8	bit	
Conversion time	_	—	10	—	—	10	—	—	TBD	μs	20-pF capacitive load
Absolute accuracy	_	±2.0	±3.0		±2.0	±3.0		TBD	TBD	LSB	2-M Ω resistive load
	_	—	±2.0		—	±2.0	_	—	TBD	LSB	4-M Ω resistive load

21.7 Usage Note

Although both the ZTAT and mask ROM versions fully meet the electrical specifications listed in this manual, due to differences in the fabrication process, the on-chip ROM, and the layout patterns, there will be differences in the actual values of the electrical characteristics, the operating margins, the noise margins, and other aspects.

Therefore, if a system is evaluated using the ZTAT version, a similar evaluation should also be performed using the mask ROM version.

HITACHI

642

Appendix A Instruction Set

A.1 Instruction List

Operand Notation

Rd	General register (destination)*1
Rs	General register (source)* ¹
Rn	General register* ¹
ERn	General register (32-bit register)
MAC	Multiply-and-accumulate register (32-bit register)* ²
(EAd)	Destination operand
(EAs)	Source operand
EXR	Extended control register
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Add
_	Subtract
×	Multiply
÷	Divide
^	Logical AND
V	Logical OR
\oplus	Logical exclusive OR
\rightarrow	Transfer from the operand on the left to the operand on the right, or transition from the state on the left to the state on the right
7	Logical NOT (logical complement)
() < >	Contents of operand
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length

Notes: 1. General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers (ER0 to ER7).

2. The MAC register cannot be used in the H8S/2237 Series and H8S/2227 Series.

Condition Code Notation

Symbol

\$	Changes according to the result of instruction
*	Undetermined (no guaranteed value)
0	Always cleared to 0
1	Always set to 1
	Not affected by execution of the instruction

Table A-1 Instruction Set

(1) Data Transfer Instructions

			Inst	Add	Addressing Mode/ ruction Length (By	sin(g Mc	(B)	Addressing Mode/ Instruction Length (Bytes)								
		erand Size			ינאם) מאז	+u83@/u83	B	q,PC)	86 (Ŝ	Condition Code	ion	õ	e	No. of States* ¹
	Mnemonic		xx#	<u>ш</u> пЯ			e @		00	ō	Operation	-	2 1	N Z	>	ပ	Advanced
MOV	MOV.B #xx:8,Rd	ß	2							#xx:8→Rd8			\rightarrow	$\leftrightarrow \\ \leftrightarrow$	0		~
	MOV.B Rs,Rd	В		N						Rs8→Rd8				$\leftrightarrow \\ \leftrightarrow$	0	Ι	-
	MOV.B @ERs,Rd	В			2					@ERs→Rd8				$\leftrightarrow \leftrightarrow$	0		2
	MOV.B @(d:16,ERs),Rd	В			4			-		@(d:16,ERs)→Rd8	→Rd8			$\leftrightarrow \Rightarrow \Rightarrow$	0		3
	MOV.B @(d:32,ERs),Rd	В			8					@(d:32,ERs)→Rd8	→Rd8			$\stackrel{\diamond}{\downarrow}$	0		5
	MOV.B @ERs+,Rd	В				7				@ERs→Rd8	@ERs→Rd8,ERs32+1→ERs32		\rightarrow	$\leftrightarrow \Rightarrow$	0		3
	MOV.B @aa:8,Rd	В					7			@aa:8→Rd8			\rightarrow	$\leftrightarrow \leftrightarrow$	0		2
	MOV.B @aa:16,Rd	В					4			@aa:16→Rd8	8		\rightarrow	$\stackrel{\leftrightarrow}{\leftrightarrow}$	0		3
	MOV.B @aa:32,Rd	В					9			@aa:32→Rd8	8		\rightarrow	$\leftrightarrow \leftrightarrow$	0		4
	MOV.B Rs, @ERd	В			2					Rs8→@ERd			\rightarrow	$\leftrightarrow \leftrightarrow$	0		2
	MOV.B Rs, @(d:16,ERd)	ш			4					Rs8→@(d:16,ERd)	5,ERd)		\rightarrow	$\leftrightarrow \leftrightarrow \Rightarrow$	0		ę
	MOV.B Rs, @(d:32,ERd)	В			ω					Rs8→@(d:32,ERd)	2,ERd)		\rightarrow	$\leftrightarrow \\ \leftrightarrow$	0		5
	MOV.B Rs, @-ERd	В				2				ERd32-1→E	ERd32-1→ERd32,Rs8→@ERd			$\leftrightarrow \leftrightarrow$	0	Ι	3
	MOV.B Rs, @aa:8	В					2			Rs8→@aa:8				\leftrightarrow \leftrightarrow	0	Ι	2
	MOV.B Rs,@aa:16	В					4			Rs8→@aa:16	6			\leftrightarrow \leftrightarrow	0	Ι	з
	MOV.B Rs,@aa:32	В					9	-		Rs8→@aa:32	2			$\leftrightarrow \leftrightarrow \Rightarrow$	0		4
	MOV.W #xx:16,Rd	M	4							#xx:16→Rd16	6		\rightarrow	$\stackrel{\leftrightarrow}{\leftrightarrow}$	0		2
	MOV.W Rs,Rd	≥		2						Rs16→Rd16			\rightarrow	$\leftrightarrow \\ \leftrightarrow$	0		-
	MOV.W @ERs,Rd	≥			2					@ERs→Rd16	6		\rightarrow	$\leftrightarrow \leftrightarrow \leftrightarrow$	0		2

(1) Data Transfer Instructions (cont)

			Insti	Adc Tuct	Ires	Addressing Mode/ Instruction Length (Bytes)	gt 8	gvi Byi	tes)							
		eziS bnar		Кn	i'EKu)	+uŊ∃@\nŊ∃	e	li bC)	ee (Condition Code	ditic	u S	Code		No. of States*1
	Mnemonic		นม xx#	3@		-@	20 20 20		- @@	Operation	<u>т</u>	z	N	>	U U	Advanced
MOV	MOV.W @(d:16,ERs),Rd	≥			4					@(d:16,ERs)→Rd16		\leftrightarrow	\leftrightarrow	0		с
	MOV.W @(d:32,ERs),Rd	≥			8					@(d:32,ERs)→Rd16		\leftrightarrow	\leftrightarrow	0		5
	MOV.W @ERs+,Rd	Ν				2				@ERs→Rd16,ERs32+2→ERs32 —		\leftrightarrow	\Leftrightarrow	- 0	-	3
	MOV.W @aa:16,Rd	≥					4			@aa:16→Rd16		\leftrightarrow	\leftrightarrow	0		3
	MOV.W @aa:32,Rd	≥					9			@aa:32→Rd16		\leftrightarrow	\leftrightarrow	0	1	4
	MOV.W Rs, @ERd	≥		2				-		Rs16→@ERd		\leftrightarrow	\leftrightarrow	0		2
	MOV.W Rs, @ (d:16,ERd)	≥			4			-		Rs16→@(d:16,ERd)		\leftrightarrow	\leftrightarrow	0		с
	MOV.W Rs, @ (d:32, ERd)	N			8					Rs16→@(d:32,ERd)		\leftrightarrow	\leftrightarrow	- 0		5
	MOV.W Rs, @-ERd	≥				2				ERd32-2→ERd32,Rs16→@ERd —	<u> </u> 	\leftrightarrow	\leftrightarrow	0	1	3
	MOV.W Rs,@aa:16	×					4			Rs16→@aa:16	<u> </u>	\leftrightarrow	\leftrightarrow	- 0		3
	MOV.W Rs,@aa:32	≥					9			Rs16→@aa:32		\leftrightarrow	\leftrightarrow	0		4
	MOV.L #xx:32,ERd	_	9							#xx:32→ERd32		\leftrightarrow	\leftrightarrow	0		3
	MOV.L ERs, ERd	L	2	~						ERs32→ERd32	<u> </u>	\leftrightarrow	\leftrightarrow	0		1
	MOV.L @ERs,ERd	L		4						@ERs→ERd32		\leftrightarrow	\leftrightarrow	- 0		4
	MOV.L @(d:16,ERs),ERd	L			6					@(d:16,ERs)→ERd32		\leftrightarrow	\leftrightarrow	- 0		5
	MOV.L @(d:32,ERs),ERd	_			10					@(d:32,ERs)→ERd32	 	\leftrightarrow	\leftrightarrow	0		7
	MOV.L @ERs+,ERd	_	_	_		4		_	_	@ERs→ERd32,ERs32+4→@ERs32 —	<u> </u>	\leftrightarrow	\leftrightarrow	0		5
	MOV.L @aa:16,ERd	_					9			@aa:16→ERd32	<u> </u>	\leftrightarrow	\leftrightarrow	0		5
	MOV.L @aa:32,ERd	_					8			@aa:32→ERd32	<u> </u>	\leftrightarrow	\leftrightarrow	- 0		6

HITACHI

(1) Data Transfer Instructions (cont)

			sul	Ad	Addressing Mode/ ruction Length (By	ssir 1 Le	ngt ngt	h (E	Addressing Mode/ Instruction Length (Bytes)	s)							
		erand Size		ч с .	HEBD)	евл/@Евл+ а,Евл)		a,PC)	86 (Cor	Condition Code	ion	Ö	de	No. of States* ¹
	Mnemonic		xx#	uЯ			e @			_	Operation	<u>т</u>	Z	N	>	ပ	Advanced
MOV	MOV.L ERs, @ERd	_			4						ERs32→@ERd		\leftrightarrow	\leftrightarrow	0		4
	MOV.L ERs, @(d:16,ERd)	_			9						ERs32→@(d:16,ERd)		\leftrightarrow	\leftrightarrow	0		5
	MOV.L ERs, @(d:32,ERd)	_			10	0					ERs32→@(d:32,ERd)		\leftrightarrow	\leftrightarrow	0		2
	MOV.L ERs, @-ERd	_				4					ERd32-4→ERd32,ERs32→@ERd -		\leftrightarrow	\leftrightarrow	0		5
	MOV.L ERs,@aa:16	Г					9				ERs32→@aa:16		\leftrightarrow	\leftrightarrow	0		5
	MOV.L ERs,@aa:32	_					8				ERs32→@aa:32		\leftrightarrow	\leftrightarrow	0		9
РОР	POP.W Rn	≥								2	@SP→Rn16,SP+2→SP		\leftrightarrow	\leftrightarrow	0	I	3
	POP.L ERn	_								4	@SP→ERn32,SP+4→SP		\leftrightarrow	\leftrightarrow	0		5
PUSH	PUSH.W Rn	≥								2	SP-2→SP,Rn16→@SP		\leftrightarrow	\leftrightarrow	0		3
	PUSH.L ERn	_								4	SP-4→SP,ERn32→@SP		\leftrightarrow	\leftrightarrow	0		5
LDM	LDM @SP+,(ERm-ERn)	_								4	(@SP→ERn32,SP+4→SP)						7/9/11 [1]
											Repeated for each register restored						
STM	STM (ERm-ERn),@-SP	_								4	(SP-4→SP,ERn32→@SP) -				1		7/9/11 [1]
											Repeated for each register saved						
MOVFPE	MOVFPE @aa:16,Rd	Car	not	t be	nse	d in	the	H8(S/22	37 5	Cannot be used in the H8S/2237 Series and H8S/2227 Series						[2]
MOVTPE	MOVTPE Rs,@aa:16	Car	not	t be	nse	d in	the	H8(S/22	37 5	Cannot be used in the H8S/2237 Series and H8S/2227 Series						[2]
			l	l			l						l	l			

No. of States*¹ Advanced ~ ო ~ ~ ~ 2 ~ ~ ~ ~ ~ ~ ~ ~ . ~ . I H N Z V C I \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow L \leftrightarrow **Condition Code** \leftrightarrow $\leftrightarrow \\ \leftrightarrow$ ↓ [5] ↓ $\leftrightarrow \\ \leftrightarrow \\ \leftrightarrow \\ \leftrightarrow$ $\leftrightarrow \leftrightarrow \leftrightarrow$ $\leftrightarrow \leftrightarrow \leftrightarrow$ $\leftrightarrow \\ \leftrightarrow$ [5] 🗘 $\leftrightarrow \leftrightarrow \leftrightarrow$ $\leftrightarrow \leftrightarrow \leftrightarrow$ $\leftrightarrow \leftrightarrow \leftrightarrow$ $\leftrightarrow \leftrightarrow \leftrightarrow$ \leftrightarrow \leftrightarrow \leftrightarrow * \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow (3] $\stackrel{[4]}{\leftrightarrow}$ \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow Ι T \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow 4 Ξ \leftrightarrow \leftrightarrow \leftrightarrow * \leftrightarrow \leftrightarrow I I I I 1 Ι T Rd8 decimal adjust→Rd8 ERd32+#xx:32→ERd32 ERd32+ERs32→ERd32 Operation Rd16+#xx:16→Rd16 Rd16+Rs16→Rd16 Rd8+#xx:8+C→Rd8 Rd8+Rs8+C→Rd8 ERd32+1→ERd32 ERd32+2→ERd32 ERd32+4→ERd32 ERd32+2→ERd32 ERd32+1→ERd32 Rd8+#xx:8→Rd8 Rd8+Rs8→Rd8 Rd16+1→Rd16 Rd16+2→Rd16 Rd8-Rs8→Rd8 Rd8+1→Rd8 Addressing Mode/ Instruction Length (Bytes) 0 @ 99 (Cd,b)@ @ 99 +uX3@/uX3-@ (uЯ∃,b)@ uЯ∃@ uЯ N 2 2 2 2 \sim \sim 2 N 2 N 2 2 2 XX# N 9 4 2 Operand Size $^{>}$ -<u>а</u> а ≥ _____≥ - в 3 3 В _ ш Г _ ш ADD.L #xx:32,ERd ADD.W #xx:16,Rd ADD.L ERs, ERd ADD.B #xx:8,Rd ADDX #xx:8,Rd ADD.W Rs,Rd ADDS #1,ERd ADDS #2, ERd ADDS #4,ERd ADD.B Rs,Rd SUB.B Rs,Rd ADDX Rs,Rd INC.W #1,Rd INC.L #1, ERd INC.L #2,ERd INC.W #2,Rd Mnemonic INC.B Rd DAA Rd ADDX ADDS DAA SUB ADD NC

2

 \leftrightarrow

 \leftrightarrow

 \leftrightarrow

 \leftrightarrow

3

Rd16-#xx:16→Rd16

4

SUB.W #xx:16,Rd

Table A-1 Instruction Set

(2) Arithmetic Instructions

648

(2) Arithmetic Instructions (cont)

			lus	Ac	tion	ssin Lei	Addressing Mode/ Instruction Length (Bytes)	ode (B)	rtes									
		erand Size	;		HEBD)	нияа) 4,68n/ 4,68n)	9	() A'FC)	86 (ပိ	puc	itior	ŏ	Condition Code		No. of States* ¹
	Mnemonic	dO	××#	u N			e @			Operation	no	-	т	z	~ N	ບ >		Advanced
SUB	SUB.W Rs,Rd	≥		N						Rd16-Rs16→Rd16			<u></u>	\leftrightarrow	\leftrightarrow	$\leftrightarrow \\ \leftrightarrow$		÷
	SUB.L #xx:32,ERd	-	9							ERd32-#xx:32→ERd32	Rd32	Ī	4	\leftrightarrow	\leftrightarrow	$\leftrightarrow \\ \leftrightarrow$		e
	SUB.L ERs, ERd	_		2						ERd32-ERs32→ERd32	Rd32	Ι	4	\leftrightarrow	\leftrightarrow	\leftrightarrow \leftrightarrow		-
SUBX	SUBX #xx:8,Rd	В	2					-		Rd8-#xx:8-C→Rd8	~		\leftrightarrow	\leftrightarrow	[5]	$\leftrightarrow \leftrightarrow$		-
	SUBX Rs,Rd	В		N						Rd8-Rs8-C→Rd8			\leftrightarrow	\leftrightarrow	[2]	$\leftrightarrow \\ \leftrightarrow$		£
SUBS	SUBS #1,ERd	_		N						ERd32-1→ERd32							1	٢
	SUBS #2,ERd	_		2						ERd32-2→ERd32		Ì						1
	SUBS #4, ERd	_		2						ERd32-4→ERd32								1
DEC	DEC.B Rd	В		2						Rd8-1→Rd8		İ	Ι	\leftrightarrow	\Rightarrow	\rightarrow		1
	DEC.W #1,Rd	≥		2						Rd16-1→Rd16		İ	Ι	\leftrightarrow	\leftrightarrow	\rightarrow	1	-
	DEC.W #2,Rd	8		2						Rd16-2→Rd16			Ι	\leftrightarrow	\leftrightarrow	\rightarrow		-
	DEC.L #1,ERd	Γ		2	-			-		ERd32-1→ERd32			Ι	\leftrightarrow	₽ \$	\rightarrow		1
	DEC.L #2,ERd	L		2						ERd32-2→ERd32			Ι	\leftrightarrow	€	\rightarrow		1
DAS	DAS Rd	В		2						Rd8 decimal adjust→Rd8	t→Rd8		*	\leftrightarrow	$\stackrel{^{n}}{\leftrightarrow}$	*		1
MULXU	MULXU.B Rs,Rd	В		2						Rd8×Rs8 \rightarrow Rd16 (unsigned multiplication)	gned multiplication)	İ						12
	MULXU.W Rs,ERd	≥		2						Rd16×Rs16→ERd32	32	İ					1	20
										(unsigned multiplication)	ation)							
MULXS	MULXS.B Rs,Rd	В		4						Rd8×Rs8→Rd16 (signed multiplication)	ed multiplication)	İ		\leftrightarrow	\rightarrow			13
	MULXS.W Rs,ERd	≥		4						Rd16×Rs16→ERd32	32	İ		\leftrightarrow	\leftrightarrow	<u> </u> 		21
			\neg	—	\neg					(signed multiplication)	on)							

HITACHI

Table A-1 Instruction Set (cont)

(cont)	
Instructions	
Arithmetic	
6	

			Inst	Add	dres	sinç Len	Addressing Mode/ ruction Length (By	Addressing Mode/ Instruction Length (Bytes)	es)			
		erand Size		u Al	(nA3,t	+uX3@/uX3		ູງ ອອ ຊ`bC)			Condition Code	No. of States* ¹
	Mnemonic		va xx#	@E עצ		-@	e@		_	Operation	I H N Z V C	Advanced
DIVXU	DIVXU.B Rs,Rd	ш		2						Rd16÷Rs8→Rd16 (RdH: remainder, -	<u> </u>	12
										RdL: quotient) (unsigned division)		
	DIVXU.W Rs,ERd	Μ		2						ERd32÷Rs16→ERd32 (Ed: remainder, -	— — [6] [7] — —	- 20
										Rd: quotient) (unsigned division)		
DIVXS	DIVXS.B Rs,Rd	В	7	4						Rd16÷Rs8→Rd16 (RdH: remainder, _	— — [8] [7] — —	- 13
										RdL: quotient) (signed division)		
	DIVXS.W Rs,ERd	≥	N	4						ERd32÷Rs16→ERd32 (Ed: remainder, _	— — [8] [7] — —	- 21
										Rd: quotient) (signed division)		
CMP	CMP.B #xx:8,Rd	6	2							Rd8-#xx:8	$\begin{array}{c} \leftrightarrow \\ \leftrightarrow \\ \leftrightarrow \\ \leftrightarrow \\ \leftrightarrow \\ \leftrightarrow \\ \leftrightarrow \\ - \end{array}$	-
	CMP.B Rs,Rd	ш		2						Rd8-Rs8	$\begin{array}{c} \leftrightarrow \\ \leftrightarrow \\ \leftrightarrow \\ \leftrightarrow \\ \leftrightarrow \\ \leftrightarrow \\ \leftrightarrow \\ - \end{array}$	-
	CMP.W #xx:16,Rd	Ň	4							Rd16-#xx:16		2
	CMP.W Rs,Rd	Μ		2						Rd16-Rs16	+ + + + + + + + + + + + + + + + + + +	1
	CMP.L #xx:32,ERd	L 6	9							ERd32-#xx:32	- [4] ‡ ‡ ‡ ‡	3
	CMP.L ERs, ERd	L		2						ERd32-ERs32	- [4] ‡ ‡ ‡ ‡	1
NEG	NEG.B Rd	В		2						0-Rd8→Rd8		1
	NEG.W Rd	×		2						0-Rd16→Rd16	$\begin{array}{c} \updownarrow \\ \updownarrow \\ \uparrow \\ \uparrow \\ \uparrow \\ \downarrow \\ \downarrow \\ \downarrow \\ \downarrow \\ \downarrow \\ \downarrow \\ \downarrow$	1
	NEG.L ERd	_		2						0-ERd32→ERd32	$\begin{array}{c} \uparrow \\ \uparrow \\ \uparrow \\ \uparrow \\ \uparrow \\ \uparrow \\ \uparrow \\ \uparrow \\ \uparrow \\ \uparrow $	1
EXTU	EXTU.W Rd	≥		2						0-→(bit 15 to 8> of Rd16)	0 ↓ 0	1
	EXTU.L ERd	_		2						0→(bit 31 to 16> of ERd32)	- 0 \$ 0	-

(2) Arithmetic Instructions (cont)

		-	Addressing Mode/ Instruction Length (Bytes)	Adducti	Addressing Mode/ ruction Length (By	ing eng	Mod th (E	le/ 3yte	(s							
		erand Size	,	uЯ	(uЯ∃,b	ש באח/@באח+	q,PC)	999 (Condition Code	litio	Ŭ	ode		No. of States* ¹
	Mnemonic		นม xx#)@ e@		_	Operation	H	z	N	د د	0	Advanced
EXTS	EXTS.W Rd	Μ	2						-	(bit 7> of Rd16)→		\leftrightarrow	↔	0		1
									-	(bit 15 to 8> of Rd16)						
	EXTS.L ERd	_	2						-	(bit 15> of ERd32) \rightarrow		\leftrightarrow	\leftrightarrow	0	1	-
									-	(bit 31 to 16> of ERd32)						
TAS	TAS @ERd	В		4						@ERd-0→CCR set, (1)→		\leftrightarrow	\leftrightarrow	- 0	1	4
									-	(bit 7> of @ERd)						
MAC	MAC @ERn+, @ERm+	Can	not b	in ac	sed i	n the	е Н8	S/2	237 S	Cannot be used in the H8S/2237 Series and H8S/2227 Series						[2]
CLRMAC	CLRMAC															
LDMAC	LDMAC ERS, MACH															
	LDMAC ERs,MACL															
STMAC	STMAC MACH, ERd															
	STMAC MACL, ERd															

HITACHI

No. of States*¹ Advanced 2 ო 2 ~ 2 ო N 2 ო 2 <u>~</u> . . . ~ H N Z V C **Condition Code** 0 ↔ 0 ↔ 0 ↔ 0 ↔ 0 ↔ 0 ↔ 0 ↔ 0 ↔ 0 ↔ 0 ↔ 0 ↔ 0 ↔ 0 ↔ 0 0 0 0 0 0 0 0 \leftrightarrow Ι Ι Ι Ι Ι Ι Ι Τ Ι Ι Ι Ι Ι Ι Ι Ι Ι Τ Τ Ι Ι Ι Ι Ι Ι I I Т I I ERd32⊕ERs32→ERd32 ERd32∧#xx:32→ERd32 ERd32∧ERs32→ERd32 ERd32∨#xx:32→ERd32 ERd32∨ERs32→ERd32 ERd32⊕#xx:32→ERd32 Rd16⊕#xx:16→Rd16 Operation Rd16∧#xx:16→Rd16 Rd16∨#xx:16→Rd16 Rd16⊕Rs16→Rd16 Rd16∧Rs16→Rd16 Rd16∨Rs16→Rd16 ¬ ERd32→ERd32 Rd8⊕#xx:8→Rd8 Rd8∧#xx:8→Rd8 Rd8∨#xx:8→Rd8 Rd8⊕Rs8→Rd8 Rd8∧Rs8→Rd8 Rd8∨Rs8→Rd8 – Rd16→Rd16 ⊣ Rd8→Rd8 Addressing Mode/ Instruction Length (Bytes) 0 @ 99 @(q,PC) 66 @ +uX3@/uX3-@ (uЯ∃,b)@ u83@ uЯ N 2 4 2 2 4 2 2 4 2 2 2 XX# 2 4 9 2 4 9 N 4 9 Operand Size ≥ _____ <u>а</u> а ≥ <u>а</u> а ≥ _ _ В \geq _ \geq _ ≥ AND.L #xx:32,ERd XOR.L #xx:32,ERd AND.W #xx:16,Rd XOR.W #xx:16,Rd OR.L #xx:32,ERd OR.W #xx:16,Rd AND.L ERS, ERd XOR.L ERs, ERd XOR.B #xx:8,Rd AND.B #xx:8,Rd OR.B #xx:8,Rd **OR.L ERs, ERd** XOR.W Rs,Rd AND.W Rs,Rd XOR.B Rs, Rd AND.B Rs, Rd **OR.W Rs,Rd OR.B Rs, Rd** NOT.L ERd Mnemonic NOT.W Rd NOT.B Rd AND XOR Not ЯО

Table A-1Instruction Set(3)Logical Instructions

652

Set	
Instruction	
Table A-1	

(4) Shift Instructions

			Inst	Ad truc	dre	ssin Lei	g M	Addressing Mode/ Instruction Length (Bytes)	rtes)								
		erand Size	>		d,ERn) בRn	+uA3@/uA3-	BE	() A, PC)	66 @			Con	Condition Code	ž O	ode		No. of States* ¹
	Mnemonic		(X#	נש עא			20		 @	Operation		т -	z	Ν	>	U U	Advanced
SHAL	SHAL.B Rd	В		2									\leftrightarrow	\leftrightarrow	¢ \$	\leftrightarrow	+
	SHAL.B #2,Rd	В		2]		\leftrightarrow	\leftrightarrow	\downarrow	\leftrightarrow	4
	SHAL.W Rd	≥		N							•		\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	-
	SHAL.W #2,Rd	≥		N						C MSB - L	LSB		\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	-
	SHAL.L ERd	L		2				-	-				\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	-
	SHAL.L #2,ERd	Γ		2									\leftrightarrow	\leftrightarrow	¢ ↓	\leftrightarrow	1
SHAR	SHAR.B Rd	В		2									\leftrightarrow	\leftrightarrow	0	\leftrightarrow	-
	SHAR.B #2,Rd	В		2									\leftrightarrow	\leftrightarrow	0	\leftrightarrow	٢
	SHAR.W Rd	Ν		2									\leftrightarrow	\leftrightarrow	0 1	\leftrightarrow	٢
	SHAR.W #2,Rd	Μ		2						MSB LSB] U		\leftrightarrow	\leftrightarrow	0	\leftrightarrow	1
	SHAR.L ERd			2									\leftrightarrow	\leftrightarrow	0	\leftrightarrow	-
	SHAR.L #2,ERd	Г		2									\leftrightarrow	\leftrightarrow	0	\leftrightarrow	٢
SHLL	SHLL.B Rd	В		2									\leftrightarrow	\leftrightarrow	0	\leftrightarrow	-
	SHLL.B #2,Rd	В		2				-					\leftrightarrow	\leftrightarrow	0	\leftrightarrow	+
	SHLL.W Rd	≥		2					_				\leftrightarrow	\leftrightarrow	0	\leftrightarrow	-
	SHLL.W #2,Rd	≥		2	_				_	C MSB 4 Lt	LSB		\leftrightarrow	\leftrightarrow	0	\leftrightarrow	-
	SHLL.L ERd	_		2					_				\leftrightarrow	\leftrightarrow	0	\leftrightarrow	-
	SHLL.L #2,ERd	_		7									\leftrightarrow	\leftrightarrow	0	\leftrightarrow	٢

Table A-1Instruction Set (cont)(4)Shift Instructions (cont)

			Inst	Ad	Addressing Mode/ Instruction Length (Bytes)	sin(g Mc Igth)de/ (By	tes)				
		erand Size		uЯ	(uЯЭ,b	+uX3@/uX3	e	a,PC)	ee (Condition Code	Code	No. of States* ¹
	Mnemonic		va xx#	@ E עצו			e @		- 1 2	Operation	N N H I	ບ >	Advanced
SHLR	SHLR.B Rd	В		2				-			↓ 0	↓ 0	1
	SHLR.B #2,Rd	В		2							↔ 0 -	↔ 0	4
	SHLR.W Rd	8		2				-			\$ 0 − −	\$ 0	1
	SHLR.W #2,Rd	8		2						MSB – LSB C	\$ 0 − −	\$ 0	1
	SHLR.L ERd	_		5							↓ 0 → -	↔ 0	1
	SHLR.L #2,ERd	_		2								≎ 0	1
ROTXL	ROTXL.B Rd	В		2				-			↓ ↓ ↓ ↓ − −	\$ 0	1
	ROTXL.B #2,Rd	В		2					_		$\leftrightarrow \\ \leftrightarrow \\ \\ \\ $	↔ 0	1
	ROTXL.W Rd	≥		5							↔ ↔ 	↓ 0	٢
	ROTXL.W #2,Rd	≥		2							$\leftrightarrow \\ \leftrightarrow \\ $	↔ 0	-
	ROTXL.L ERd	_		2							↔ ↔ 	↔ 0	٢
	ROTXL.L #2,ERd	_		2							\$ \$ −	\$ 0	1
ROTXR	ROTXR.B Rd	В		N							$\leftrightarrow \\ \leftrightarrow \\ $	↔ 0	-
	ROTXR.B #2,Rd	В		2							$\begin{array}{c} \updownarrow \\ \downarrow \\ - \\ - \\ - \end{array}$	≎ 0	1
	ROTXR.W Rd	8		2							↓ ↓ ↓ − −	≎ 0	1
	ROTXR.W #2,Rd	N		2						MSB - LSB C	$\begin{array}{c} \leftrightarrow \\ \leftrightarrow \\ - \\ - \end{array}$	≎ 0	1
	ROTXR.L ERd	_		2	_				_		$\begin{array}{c} \leftrightarrow \\ \leftrightarrow \\ - \\ - \\ - \end{array}$	⇔ 0	1
	ROTXR.L #2,ERd	_		7							$\begin{array}{c} \Rightarrow \\ \Rightarrow \\ - \\ - \end{array}$	↔ 0	1

HITACHI

(cont)	
Instructions	
Shift	
<u></u>	

			Inst	Add	Addressing Mode/ Instruction Length (Bytes)	sing Len	gth (de/ Byt	es)							
		erand Size	;	иЯ	(nA3,b	+uЯ∃@\nЯ∃	d,PC) a	ຫຼື 99 ກໍະດຸ)			Con	Condition Code	U U	po		No. of States* ¹
	Mnemonic		xx#	ם@ עצ		-@	10 10 10		_	Operation	н -	z	Ν	v c	с	Advanced
ROTL	ROTL.B Rd	В	N	2								\leftrightarrow	\leftrightarrow	0	\leftrightarrow	-
	ROTL.B #2,Rd	ш		2								\leftrightarrow	\leftrightarrow	0	\leftrightarrow	-
	ROTL.W Rd	≥		2								\leftrightarrow	\leftrightarrow	0	\leftrightarrow	-
	ROTL.W #2,Rd	≥		2						C WSB - TSB		\leftrightarrow	\leftrightarrow	0	\leftrightarrow	-
	ROTL.L ERd	_		2								\leftrightarrow	\leftrightarrow	0	\leftrightarrow	-
	ROTL.L #2,ERd	_		2								\leftrightarrow	\leftrightarrow	0	\leftrightarrow	-
ROTR	ROTR.B Rd	ш		2								\leftrightarrow	\leftrightarrow	0	\leftrightarrow	-
	ROTR.B #2,Rd	В	N	2								\leftrightarrow	\leftrightarrow	0	\leftrightarrow	-
	ROTR.W Rd	≥	N	5								\leftrightarrow	\leftrightarrow	0	\leftrightarrow	-
	ROTR.W #2,Rd	≥	N	2						MSB + LSB C		\leftrightarrow	\leftrightarrow	0	\leftrightarrow	-
	ROTR.L ERd	_		2								\leftrightarrow	\leftrightarrow	0	\leftrightarrow	-
	ROTR #2 FRd	-	~	-								\leftrightarrow	\leftrightarrow \leftrightarrow	0	\leftrightarrow	-

 Table A-1
 Instruction Set

(5) Bit-Manipulation Instructions

			lns	truc	Addressing Mode/ ruction Length (By	ssin Lei	g M	ode I (B	Addressing Mode/ Instruction Length (Bytes)									
		erand Size	3	~0.	ияз, а,ЕRn)	+uA3@/uA3-	BI	d,PC)	0 99			ပိ	indi	tior	ö	Condition Code		No. of States* ¹
	Mnemonic	dO	xx#	uЯ			e @		00		Operation	-	I	z	~ N	ບ >		Advanced
BSET	BSET #xx:3,Rd	В		2						(#xx:3	(#xx:3 of Rd8)←1							Ł
	BSET #xx:3,@ERd	В		7	4					(#xx:3	(#xx:3 of @ERd)←1					 		4
	BSET #xx:3,@aa:8	В					4			(#xx:3 i	(#xx:3 of @aa:8)←1			<u> </u>	1		-	4
	BSET #xx:3,@aa:16	В					9			(#xx:3	(#xx:3 of @aa:16)←1	-		 			-	5
	BSET #xx:3,@aa:32	В					8			(#xx:3	(#xx:3 of @aa:32)←1			- 	<u> </u>		1	6
	BSET Rn,Rd	В		2						(Rn8 o	(Rn8 of Rd8)←1			<u> </u>	<u> </u>			1
	BSET Rn,@ERd	В		7	4					(Rn8 o	(Rn8 of @ERd)←1			<u> </u>	<u> </u>		-	4
	BSET Rn,@aa:8	В					4			(Rn8 o	(Rn8 of @aa:8)←1	İ	- 	<u> </u>	<u> </u>			4
	BSET Rn,@aa:16	В			_		9			(Rn8 oi	(Rn8 of @aa:16)←1	İ	İ	÷	+	-	_	5
	BSET Rn,@aa:32	В					8			(Rn8 o	(Rn8 of @aa:32)←1			<u> </u>	1			6
BCLR	BCLR #xx:3,Rd	В		2						(#xx:3	(#xx:3 of Rd8)←0			<u> </u>	<u> </u>			1
	BCLR #xx:3,@ERd	В		7	4					(#xx:3	(#xx:3 of @ERd)←0			<u> </u>	<u> </u>		-	4
	BCLR #xx:3,@aa:8	В					4			(#xx:3	(#xx:3 of @aa:8)←0		<u> </u>	$\frac{1}{1}$	-		_	4
	BCLR #xx:3,@aa:16	В					9			(#xx:3	(#xx:3 of @aa:16)←0		- 	<u> </u>			-	5
	BCLR #xx:3,@aa:32	В					8			(#xx:3	(#xx:3 of @aa:32)←0	İ		<u> </u>	<u> </u>		-	9
	BCLR Rn,Rd	В		2						(Rn8 oi	(Rn8 of Rd8)←0		-	<u> </u>	<u> </u>	 	-	1
	BCLR Rn,@ERd	В		7	4					(Rn8 o	(Rn8 of @ERd)←0	İ	-	<u> </u>	<u> </u>			4
	BCLR Rn,@aa:8	В			_		4			(Rn8 oi	(Rn8 of @aa:8)←0	İ	÷	÷	<u> </u>		_	4
	BCLR Rn,@aa:16	В					9		_	(Rn8 oi	(Rn8 of @aa:16)←0			÷	-			5

HITACHI

(cont)
Instructions
Bit-Manipulation
3

			Inst	Addressing Mode/ Instruction Length (Bytes)	Addressing Mode/ ruction Length (By	sing	∦ Pe	de/ Byi	es)						
		eziS bnare		Rn	a,ERn)	+u83@/u83	e (Jar	as () Second) 999		Condition Code	u C	poc		No. of States*1
	Mnemonic		ua xx#	@E עצ			r@		-	Operation I H	z	Z	>	υ	Advanced
BCLR	BCLR Rn,@aa:32	В					8			(Rn8 of @aa:32)←0			İ	1	9
BNOT	BNOT #xx:3,Rd	В	2							(#xx:3 of Rd8)←[¬ (#xx:3 of Rd8)] — —			İ	1	1
	BNOT #xx:3,@ERd	В		4						(#xx:3 of @ERd)←			İ		4
										[¬ (#xx:3 of @ERd)]					
	BNOT #xx:3,@aa:8	В					4			(#xx:3 of @aa:8)←			İ		4
										[¬ (#xx:3 of @aa:8)]					
	BNOT #xx:3,@aa:16	В				-	9			(#xx:3 of @aa:16)← — —			İ		5
										[¬ (#xx:3 of @aa:16)]					
	BNOT #xx:3,@aa:32	В				-	8			(#xx:3 of @aa:32)←			İ	1	9
										[¬ (#xx:3 of @aa:32)]					
	BNOT Rn,Rd	В	7							(Rn8 of Rd8)←[¬ (Rn8 of Rd8)] — —			İ		-
	BNOT Rn,@ERd	В		4						(Rn8 of @ERd)←[¬ (Rn8 of @ERd)] — —			İ		4
	BNOT Rn,@aa:8	В				-	4			(Rn8 of @aa:8)→[¬ (Rn8 of @aa:8)]			İ	-	4
	BNOT Rn,@aa:16	В				-	9			(Rn8 of @aa:16)← — —			İ		5
										[¬ (Rn8 of @aa:16)]					
	BNOT Rn,@aa:32	ш				-	8			(Rn8 of @aa:32)←			İ	1	9
										[¬ (Rn8 of @aa:32)]					
BTST	BTST #xx:3,Rd	В	2							ר (#xx:3 of Rd8)→Z		\leftrightarrow	İ	-	1
	BTST #xx:3,@ERd	В		4						ר (#xx:3 of @ERd)→Z		\leftrightarrow	İ		З
	BTST #xx:3,@aa:8	В				•	4			¬ (#xx:3 of @aa:8)→Z — —		\leftrightarrow	İ	-	3
	BTST #xx:3,@aa:16	В				-	9			⊐ (#xx:3 of @aa:16)→Z — —		\leftrightarrow	İ		4

HITACHI

(5) Bit-Manipulation Instructions (cont)

L

			Insti	Add 'ucti	ress on L	Addressing Mode/ ruction Length (By	Nod th (E	Addressing Mode/ Instruction Length (Bytes)								
		eziS bnsre		Rn	(uya;t	a EKn/@ERn+	i,PC)	999			ŭ	Condition Code	tio	ŭ	de	No. of States*1
	Mnemonic		นม xx#	30)) @	-@				Operation	-	I	z	> 2	U N	Advanced
BTST	BTST #xx:3,@aa:32	В				œ			(x#) г	⊣ (#xx:3 of @aa:32)→Z		İ		\rightarrow		5
	BTST Rn,Rd	В	2						ч (Rn	– (Rn8 of Rd8)→Z	Ι	İ		\rightarrow		Ļ
	BTST Rn, @ERd	В		4					ч (Rn	– (Rn8 of @ERd)→Z				\rightarrow		3
	BTST Rn, @aa:8	B				4			л (Rn	⊣ (Rn8 of @aa:8)→Z	Ι	İ		\leftrightarrow		e
	BTST Rn, @aa:16	В				9			ч (Rn	⊣ (Rn8 of @aa:16)→Z	Ι	İ		\rightarrow		4
	BTST Rn, @aa:32	В				∞			л (Rn	⊣ (Rn8 of @aa:32)→Z	Ι	İ		\leftrightarrow		5
BLD	BLD #xx:3,Rd	В	2						E:xx#)	(#xx:3 of Rd8)→C			-		\leftrightarrow	1
	BLD #xx:3,@ERd	В		4					C:xx#)	(#xx:3 of @ERd)→C					\leftrightarrow	3
	BLD #xx:3,@aa:8	В				4			C:xx#)	(#xx:3 of @aa:8)→C					\leftrightarrow	с
	BLD #xx:3,@aa:16	В				9			C:xx#)	(#xx:3 of @aa:16)→C	Ι	İ			\leftrightarrow	4
	BLD #xx:3,@aa:32	В				8			C:xx#)	(#xx:3 of @aa:32)→C	Ι	İ			\leftrightarrow	5
BILD	BILD #xx:3,Rd	В	2						(x#) г	– (#xx:3 of Rd8)→C			1		\leftrightarrow	1
	BILD #xx:3,@ERd	В		4					(x#) г	⊣ (#xx:3 of @ERd)→C					\leftrightarrow	с
	BILD #xx:3,@aa:8	В				4			(x#) г	– (#xx:3 of @aa:8)→C	Ι	İ			\leftrightarrow	3
	BILD #xx:3,@aa:16	В				9			(ж#) г	⊐ (#xx:3 of @aa:16)→C			-	<u> </u>	\leftrightarrow	4
	BILD #xx:3,@aa:32	В				8			(x#) г	⊣ (#xx:3 of @aa:32)→С			1		\leftrightarrow	5
BST	BST #xx:3,Rd	В	2						C→(#	C→(#xx:3 of Rd8)		İ	÷	+		1
	BST #xx:3,@ERd	В		4					C→(#	C→(#xx:3 of @ERd)		İ	<u> </u>	<u> </u>		4
	BST #xx:3,@aa:8	В				4			C→(#	C→(#xx:3 of @aa:8)	Ι			<u> </u>		4

(5) Bit-Manipulation Instructions (cont)

				Add	Addressing Mode/	ing	N	le				
			Inst	truct	Instruction Length (Bytes)	_eng	÷	Byte	(sé			
		esis busie		u Al	(uA3;b	יב באח/@באח+	4,PC))99 (1997)			Condition Code	No. of States* ¹
	Mnemonic		va xx#	ם@ שצו)@		9)@ 8@		_	Operation	I H N Z V C	Advanced
BST	BST #xx:3,@aa:16	В				3	9			C→(#xx:3 of @aa:16)		5
	BST #xx:3,@aa:32	В				~	8			C→(#xx:3 of @aa:32)		6
BIST	BIST #xx:3,Rd	В		2						- C→(#xx:3 of Rd8)		1
	BIST #xx:3,@ERd	В	-	4			_			- C→(#xx:3 of @ERd)		4
	BIST #xx:3,@aa:8	В				7	4			¬ С→(#xx:3 of @aa:8)		4
	BIST #xx:3,@aa:16	В				*	9			¬ С→(#xx:3 of @aa:16)		5
	BIST #xx:3,@aa:32	В				~	8			¬ С→(#xx:3 of @aa:32)		9
BAND	BAND #xx:3,Rd	В		2						C∧(#xx:3 of Rd8)→C	↔ 	-
	BAND #xx:3,@ERd	В		4						C∧(#xx:3 of @ERd)→C	↔ 	3
	BAND #xx:3,@aa:8	ш				~	4			C∧(#xx:3 of @aa:8)→C	↔ 	e
	BAND #xx:3,@aa:16	В					9			C∧(#xx:3 of @aa:16)→C	↔ 	4
	BAND #xx:3,@aa:32	В					8			C∧(#xx:3 of @aa:32)→C	↔ 	5
BIAND	BIAND #xx:3,Rd	ш		2						C∧[¬ (#xx:3 of Rd8)]→C	↔ 	-
	BIAND #xx:3, @ERd	ш		4						C∧[¬ (#xx:3 of @ERd)]→C	↔ 	e
	BIAND #xx:3, @aa:8	ш				~	4			C∧[¬ (#xx:3 of @aa:8)]→C	↔ 	£
	BIAND #xx:3, @aa:16	В					9			C∧[¬ (#xx:3 of @aa:16)]→C	↔ 	4
	BIAND #xx:3, @aa:32	ш					8			C∧[¬ (#xx:3 of @aa:32)]→C	↔ 	5
BOR	BOR #xx:3,Rd	ш		2						C∨(#xx:3 of Rd8)→C	↔ 	-
	BOR #xx:3,@ERd	В		4						C∨(#xx:3 of @ERd)→C	↓ 	e

Table A-1Instruction Set (cont)(5)Bit-Manipulation Instructions (cont)

			Inst	Add	Addressing Mode/ Instruction Length (Bytes)	sing Lenç	Jth (de/ Byt	es)			
		erand Size		uS	(nA3,b	+uŊ∃@\nŊ∃	d,PC)	399 () ()			Condition Code	No. of States* ¹
	Mnemonic		va xx#	ם@ עצו		-@	1)@ 12@		—	Operation	I H N Z V C	Advanced
BOR	BOR #xx:3,@aa:8	В					4			C∨(#xx:3 of @aa:8)→C	↔ 	e
	BOR #xx:3,@aa:16	В					9			C∨(#xx:3 of @aa:16)→C		4
	BOR #xx:3,@aa:32	В					8			C√(#xx:3 of @aa:32)→C		5
BIOR	BIOR #xx:3,Rd	В		5						C√[¬ (#xx:3 of Rd8)]→C	↔	-
	BIOR #xx:3, @ERd	В		4						C√[¬ (#xx:3 of @ERd)]→C	↔ 	ę
	BIOR #xx:3, @aa:8	В				-	4			C∨[¬ (#xx:3 of @aa:8)]→C	↔	ß
	BIOR #xx:3, @aa:16	В					9			C√[¬ (#xx:3 of @aa:16)]→C		4
	BIOR #xx:3, @aa:32	В					8			C∨[¬ (#xx:3 of @aa:32)]→C		5
BXOR	BXOR #xx:3,Rd	В		2						C⊕(#xx:3 of Rd8)→C	↔	-
	BXOR #xx:3,@ERd	В		4						C⊕(#xx:3 of @ERd)→C	↓ +	3
	BXOR #xx:3,@aa:8	В					4			C⊕(#xx:3 of @aa:8)→C	↔	3
	BXOR #xx:3,@aa:16	В					9			C⊕(#xx:3 of @aa:16)→C		4
	BXOR #xx:3,@aa:32	В					8			C⊕(#xx:3 of @aa:32)→C	↔	5
BIXOR	BIXOR #xx:3,Rd	В		2						C⊕[¬ (#xx:3 of Rd8)]→C	↓	+
	BIXOR #xx:3,@ERd	В		4		\vdash				C⊕[¬ (#xx:3 of @ERd)]→C		3
	BIXOR #xx:3,@aa:8	В					4			C⊕[¬ (#xx:3 of @aa:8)]→C	↔ 	3
	BIXOR #xx:3,@aa:16	В				-	9			C⊕[¬ (#xx:3 of @aa:16)]→C	↓	4
	BIXOR #xx:3, @aa:32	В				-	8			C⊕[¬ (#xx:3 of @aa:32)]→C	+ +	5

Table A-1 Instruction Set

(6) **Branch Instructions**

Parametrical size Condition Size Memonic Condition Size Memonic Condition Size Memonic Condition Size Memonic Condition Size Memonic Condition Size Memonic Condition Size BRA d58(BT d3) I Condition Size BRA d58(BT d3) I Condition Size then Memoric BRA d58(BT d3) I I Condition Size then Memoric BRA d58(BT d3) I I Condition Size then Memoric BRA d58(BT d3) I I Condition Size the Medi				Instr	Addr uctic	Addressing Mode/ ruction Lenath (Bv	nath nath	Addressing Mode/ Instruction Length (Bytes)	(5				
Mnemonic Condition I Note: Condition I N V BRA drifter drift) <			əz			+u8	•		·				
MnemonicReaching 4 xEach c CEach c CEach c CEach c CEach c CEach c CEach c CEach c CEach c CEach c CEach c CEach 			iS pu		l			а С)	Operation		Conditic	on Code	
BRA d:8(BT d:8) I		Mnemonic					66 @	¶,b)@		Branching Condition		>	
1 1 1 4 1	Bcc	BRA d:8(BT d:8)						2	if condition is true then				
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		BRA d:16(BT d:16)						4	PC←PC+d				
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		BRN d:8(BF d:8)						7	else next;	Never			2
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		BRN d:16(BF d:16)						4					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		BHI d:8						2		CvZ=0			2
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		BHI d:16						4					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		BLS d:8	Ι					2		CvZ=1			2
C=0 C=0 C=0 C=0 C=0 C=1		BLS d:16	Ι					4					
		BCC d:B(BHS d:8)						2		C=0			
H H		BCC d:16(BHS d:16)						4					
<t< td=""><td></td><td>BCS d:8(BLO d:8)</td><td> </td><td></td><td></td><td></td><td></td><td>2</td><td></td><td>C=1</td><td></td><td></td><td></td></t<>		BCS d:8(BLO d:8)						2		C=1			
- -		BCS d:16(BLO d:16)	Ι					4			I		
4 4 4		BNE d:8						2		Z=0			
Test L C		BNE d:16	Ι	_		_		4				Ì	
V=0 1 V=0 4 V=0 1 V=0 1 V=0 1 V=0 1 V=1 1		BEQ d:8		_				7		Z=1			
2 - <tr tr=""></tr>		BEQ d:16						4					
		BVC d:8						2		V=0			
		BVC d:16						4					

Mnemonic BVS d:8 BVS d:8 BPL d:16 BPL d:16 BPL d:16 BMI d:8 BMI d:16 BMI d:16 BMI d:16 BGE d:16 BGE d:16 BGE d:16 BGE d:16 BGE d:16 BGE d:16 BGE d:3 BCT d:8 BLT d:16 BCT d:8	Contraction of the second		а (и) За (раз (раз (раз (раз (раз (раз (раз (ра	Addressing Addressing Addressing Addressing Addressing Mode/ Addressing Addr	Gas Gas <th>3 de 0 0 0 3 3 de 1</th> <th>Operation</th> <th>V=1 V=1 N=0 N=1 N=1 N=0 N=1 N=1 N=0 N=1 N=1 N=1 S</th> <th>$\ddot{\mathbf{S}} = 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1$</th> <th> ou C</th> <th>I I</th> <th>No. of States*1 No. of States*1 Advanced 2 3 3 3 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2</th> <th></th>	3 de 0 0 0 3 3 de 1	Operation	V=1 V=1 N=0 N=1 N=1 N=0 N=1 N=1 N=0 N=1 N=1 N=1 S	$\ddot{\mathbf{S}} = 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1$	 ou C	I I	No. of States*1 No. of States*1 Advanced 2 3 3 3 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2	
BGT d:16				-	4							3	
 BLE d:8					2			Z√(N⊕V)=1				2	
 BLE d:16		 			4							3	

Table A-1Instruction Set (cont)(6)Branch Instructions (cont)

662

(cont)	
Instructions	
Branch	
9	

			nstr	Add ucti	ress on L	Addressing Mode/ Instruction Length (Bytes)	fh (E	e/ 3yte:	s)			
		erand Size	Y	uЯЗ	(uЯ∃,b)	aa -ERn/@ERn+	(a,PC)	0 99 9		I	Condition Code	No. of States* ¹
	Mnemonic		นม cx#)@	0 0			—	Operation	I H N Z V C	Advanced
JMP	JMP @ERn			2						PC←ERn		2
	JMP @aa:24					4				PC←aa:24		3
	JMP @@aa:8							2		PC←@aa:8		5
BSR	BSR d:8						N			PC→@-SP,PC←PC+d:8		4
	BSR d:16						4			PC→@-SP,PC←PC+d:16		5
JSR	JSR @ERn			2						PC→@-SP,PC←ERn		4
	JSR @aa:24					4				PC→@-SP,PC←aa:24		5
	JSR @@aa:8							2		PC→@-SP,PC←@aa:8		9
RTS	RTS								2	2 PC←@SP+		5

No. of States*1 ပ \leftrightarrow **Condition Code** \leftrightarrow \leftrightarrow I H N Z V \leftrightarrow I \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow \leftrightarrow ~ Transition to power-down state EXR←@SP+,CCR←@SP+, $EXR \rightarrow @-SP$, <vector > $\rightarrow PC$ PC→@-SP,CCR→@-SP, Operation #xx:8→CCR #xx:8→EXR PC←@SP+ Rs8→CCR Rs8→EXR Instruction Length (Bytes) 66 @ @ Addressing Mode/ (O4,b)@ 66 @ +uA3@/uA3-@ (uA3,b)@ uЯ∃@ uЯ 2 XX# 2 4 ш Operand Size Ι ш а а LDC #xx:8,CCR LDC #xx:8,EXR LDC Rs,CCR TRAPA #xx:2 Mnemonic SLEEP RTE TRAPA SLEEP LDC RTE

Advanced 8 [9]

5 [9]

~

2 ~ ~ с

 \sim

ო

 \leftrightarrow

 \leftrightarrow \leftrightarrow

 \leftrightarrow \leftrightarrow

 \leftrightarrow

 \leftrightarrow

 \leftrightarrow \leftrightarrow

> \leftrightarrow

4 4 9 9

 \leftrightarrow

 \leftrightarrow

@(d:16,ERs)→CCR @(d:16,ERs)→EXR

@ERs→EXR @ERs→CCR

 \leftrightarrow

 \leftrightarrow

 \leftrightarrow \leftrightarrow Ι \leftrightarrow

 \leftrightarrow

 \leftrightarrow

 \leftrightarrow

@ (d:32,ERs)→CCR

10 10

9

LDC @(d:16,ERs),CCR LDC @(d:16,ERs),EXR LDC @(d:32,ERs),CCR LDC @(d:32,ERs),EXR

4 4

2

≥ ≥ ≥ ≥ ≥ ≥ 3 3 ≥ 3 3 ≥

LDC @ERs,CCR LDC @ERs,EXR

LDC Rs,EXR

@(d:32,ERs)→EXR

4

 \leftrightarrow

 \leftrightarrow

 \leftrightarrow

 \leftrightarrow \leftrightarrow

@ERs→CCR,ERs32+2→ERs32 @ERs→EXR,ERs32+2→ERs32

I \leftrightarrow \leftrightarrow 1

T

4 4 4

L

ß ß

 \leftrightarrow

 \leftrightarrow

 \leftrightarrow

 \leftrightarrow I

 \leftrightarrow I

 \leftrightarrow

I

 \leftrightarrow

 \leftrightarrow

@aa:16→CCR @aa:16→EXR @aa:32→CCR @aa:32→EXR

9 9 8 ω

LDC @aa:32,CCR

LDC @aa:32,EXR

LDC @aa:16,CCR LDC @aa:16,EXR

4 4

LDC @ERs+,CCR

LDC @ERs+,EXR

(7) System Control Instructions **Fable A-1** Instruction Set

664

(cont)
Instructions
Control
System
6

			l ns	Addressing Mode/ Instruction Length (Bytes)	Addressing Mode/ ruction Length (Bv	ssii n Le	ng h	l od P d	∛te	s)								
		eziS busie			HEBD) BU	בצח/@בצח+ מיבצח)	9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	, (D9,k	880	·		ပိ	puc	litio	E C	Condition Code		No. of States*1
	Mnemonic		xx#	uЯ			@9			—	Operation	-	I	z	Ν	>	υ	Advanced
STC	STC CCR,Rd	В		2							CCR→Rd8	Ì			Ι	Ι		-
	STC EXR,Rd	В		2							EXR→Rd8	İ	Ι	Ι	Ι			+
	STC CCR,@ERd	≥			4						CCR→@ERd		Ι		Ι			3
	STC EXR,@ERd	≥			4						EXR→@ERd	I	Ι		Ι			e
	STC CCR,@(d:16,ERd)	≥			3	6					CCR→@(d:16,ERd)	Ì						4
	STC EXR,@(d:16,ERd)	\geq			4	6					$EXR \rightarrow @(d:16, ERd)$		Ι		Ι			4
	STC CCR,@(d:32,ERd)	≥			-	10					CCR→@(d:32,ERd)	Ì	Ι	Ι	Ι		Ι	6
	STC EXR,@(d:32,ERd)	≥			-	10					$EXR \rightarrow @(d:32, ERd)$	Ì	Ι	Ι	Ι		Ι	6
	STC CCR,@-ERd	≥				4	4				ERd32-2→ERd32,CCR→@ERd	Ì	Ι		Ι			4
	STC EXR,@-ERd	\geq				4	4				ERd32-2→ERd32,EXR→@ERd	Ì			Ι			4
	STC CCR,@aa:16	\geq					6				CCR→@aa:16				Ι			4
	STC EXR,@aa:16	≥			_		9				EXR→@aa:16		Τ	Τ	Ι	Ι		4
	STC CCR,@aa:32	≥			-	_	8				CCR→@aa:32	Ì	Т	Τ	Ι	Ι		5
	STC EXR,@aa:32	≥					8				EXR→@aa:32	Ì	Ι		Ι			5
ANDC	ANDC #xx:8,CCR	В	2								CCR∧#xx:8→CCR	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	1
	ANDC #xx:8,EXR	Ю	4								EXR∧#xx:8→EXR	Ì	Ι					0
ORC	ORC #xx:8,CCR	В	2								CCR√#xx:8→CCR	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	1
	ORC #xx:8,EXR	ш	4								EXR∨#xx:8→EXR		Ι		Ι			2
XORC	XORC #xx:8,CCR	В	2		-	_					CCR⊕#xx:8→CCR	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	\leftrightarrow	1
	XORC #xx:8,EXR	В	4		-	_	_				EXR⊕#xx:8→EXR	İ	Т	Т	Ι	Ι		2
NOP	NOP									2	PC←PC+2							-

HITACHI

(8) Block Transfer Instructions Table A-1 Instruction Set

EmpMov BM Maemonic Maemoni			Inst	Add	ion I	Addressing Mode/ Instruction Length (Bytes)	Mod th (E	e/ 3yte:					
Beilding Image: constraint of the second s		9zi≳ bns19		uЯ	(uA3,b		d,PC)	3 99			Conc	Condition Code	No. of States* ¹
	Mnemonic	odO	xx#)@)@ P@	00	Operation		т -	I H N Z < C	Advanced
	MOV EEPMOV.E								4 if R4L≠0 Repeat @ER5→@ER6 ER5+1→ER5 ER6+1→ER6 R4L-1→R4L Until R4L=0 else next; else next; else next; Repeat @ER5→@ER6 ER5+1→ER5 ER6+1→ER6 R4-1→R4 Until R4=0 A1-1→R4	o م		I I I I I I I I	- 4+2n *2 - 4+2n *2

The number of states is the number of states required for execution when the instruction and its operands are located in on-chip memory. n is the initial value of R4L or R4. ÷ ~; Notes:

Seven states for saving or restoring two registers, nine states for three registers, or eleven states for four registers.
 Cannot be used in the H8S/2237 Series and H8/2227 Series.
 Set to 1 when a carry or borrow occurs at bit 11: otherwise cleared to 0.
 Retains its previous value when the result is zero; otherwise cleared to 0.
 Set to 1 when the divisor is negative; otherwise cleared to 0.
 Set to 1 when the divisor is negative; otherwise cleared to 0.
 Set to 1 when the divisor is negative; otherwise cleared to 0.
 Set to 1 when the divisor is regative; otherwise cleared to 0.
 Det to 1 when the divisor is regative; otherwise cleared to 0.
 Set to 1 when the divisor is regative; otherwise cleared to 0.
 Done additional state is required for execution when EXR is valid.

A.2 Instruction Codes

Table A-2 shows the instruction codes.

Instruc-	Mnemonic								Instruct	Instruction Format				
tion		Size		1st byte	2nd	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
ADD	ADD.B #xx:8,Rd	В	8	rd	NI	MMI								
	ADD.B Rs,Rd	ш	0	8	rs	Þ								
	ADD.W #xx:16,Rd	N	7	6	1	p	=	IMM						
	ADD.W Rs,Rd	3	0	ი	rs	Þ								
	ADD.L #xx:32,ERd	-	7	A	-	0 erd		AI.	IMM					
	ADD.L ERS,ERd	-	0	۲	1 ers	1 ers 0 erd								
ADDS	ADDS #1,ERd	L	0	۵	0	0 erd								
	ADDS #2,ERd	L	0	В	8	0 erd								
	ADDS #4,ERd	-	0	В	6	0: erd								
ADDX	ADDX #xx:8,Rd	В	6	rd	N	MMI								
	ADDX Rs,Rd	В	0	ш	ſS	p								
AND	AND.B #xx:8,Rd	В	ш	Ъ	N	MMI								
	AND.B Rs,Rd	۵	-	9	ſS	Þ								
	AND.W #xx:16,Rd	3	2	6	9	Þ	=	MM						
	AND.W Rs,Rd	≥	9	و	ß	Þ								
	AND.L #xx:32,ERd	-	2	۲	9	0 erd		≤	IMM					
	AND.L ERS, ERd	_	0	-	ш	0	9 9	0 ers 0 erd						
ANDC	ANDC #xx:8,CCR	8	0	٥	≧	MMI								
	ANDC #xx:8,EXR	ш	0	-	4	٢	0 6	IMM						
BAND	BAND #xx:3,Rd	В	7	9	0 IMM	p								
	BAND #xx:3,@ERd	B	2	υ	0 erd	0	7 6	0 IMM 0						
	BAND #xx:3,@aa:8	В	7	ш	at	abs	7 6	0 IMM 0						
	BAND #xx:3,@aa:16	۵	9	۲	-	0		abs	7 6	0 IMMI 0				
	BAND #xx:3, @aa:32	۵	9	۲	e	0		IJ	abs		7 6	0 IMM 0		
Bcc	BRA d:8 (BT d:8)	Ι	4	0	di	disp								
	BRA d:16 (BT d:16)	Ι	5	∞	0	0	0	disp						
	BRN d:8 (BF d:8)	Ι	4	+	di	disp								
	BRN d:16 (BF d:16)	1	5	8	1	0	Ō	disp						

Table A-2 Instruction Codes

Table A	Table A-2 Instruction Co	odes (Codes (cont)										
Instruc-	Mnemonic	0-10						Instruction Format	n Format				
tion		azic	1st byte	byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
Bcc	BHI d:8		4	2	disp								
	BHI d:16		9	8	2 0	dsip	ds						
	BLS d:8	I	4	с	disp								
	BLS d:16	I	2	8	0 3	disp	ds						
	BCC d:8 (BHS d:8)	I	4	4	disp								
	BCC d:16 (BHS d:16)	I	5	8	4 0	disp	ds						
	BCS d:8 (BLO d:8)		4	5	disp								
	BCS d:16 (BLO d:16)		9	8	5 0	dsip	ds						
	BNE d:8		4	9	disp								
	BNE d:16		9	8	6 0	dsip	ds						
	BEQ d:8	Ι	4	7	disp								
	BEQ d:16	I	5	8	7 0	disp	ds						
	BVC d:8		4	8	disp								
	BVC d:16		9	8	8 0	dis	disp						
	BVS d:8	I	4	ი	disp								
	BVS d:16		9	8	0 6	dsip	ds						
	BPL d:8	I	4	A	disp								
	BPL d:16		9	8	A 0	dsip	ds						
	BMI d:8		4	В	disp								
	BMI d:16		5	8	B 0	disp	ds						
	BGE d:8		4	С	disp								
	BGE d:16	I	2	8	0 0	disp	ds						
	BLT d:8		4	D	disp								
	BLT d:16		5	8	D 0	disp	ds						
	BGT d:8		4	Е	disp								
	BGT d:16	I	5	8	0 9	disp	sp						
	BLE d:8	Ι	4	ш	disp								
	BLE d:16		5	8	F F	disp	ds						

(cont)
Codes
Instruction
able A-2

668

Instruc-	Mnemonic									Instrue	Instruction Format					
tion		azic	1st	1st byte	2nd byte	oyte	3rd byte	/te	4th byte	5th byte	e 6th byte	7th byte	/te	8th byte	9th byte	10th byte
BCLR	BCLR #xx:3,Rd	В	7	2	0 IMM	rd										
	BCLR #xx:3,@ERd	в	7	D	0 erd	0	7	2	0 MMI 0							
	BCLR #xx:3,@aa:8	в	7	ш	abs	s	7	2	0 MMI 0							
	BCLR #xx:3,@aa:16	ш	9	A	~	8		abs	S	7 2						
	BCLR #xx:3,@aa:32	в	9	A	ю	8				abs		7	2 0			
	BCLR Rn,Rd	в	9	2	E	rd										
	BCLR Rn,@ERd	ш	7	۵	0 erd	0	9	2	0 11							
	BCLR Rn,@aa:8	ш	7	ш	abs	s	9	2	0 11							
	BCLR Rn,@aa:16	ш	9	A	~	8		abs	S	6 2	0 E					
	BCLR Rn,@aa:32	ш	9	A	ę	8				abs		9	2	n 0		
BIAND	BIAND #xx:3,Rd	В	7	9	1 IMM	rd										
	BIAND #xx:3,@ERd	۵	~	ပ	0 erd	0	2	6	1 IMM 0							
	BIAND #xx:3,@aa:8	ш	7	ш	abs	s	7	9	1 IMM 0							
	BIAND #xx:3,@aa:16	ш	9	۷	~	0		abs	õ	7 6	5 1 IMM 0					
	BIAND #xx:3,@aa:32	В	9	A	e	0				abs		7	6 1	1 IMM 0		
BILD	BILD #xx:3,Rd	В	7	7	1 IMM	rd										
	BILD #xx:3,@ERd	В	7	c	0 erd	0	7	7	1 IMM 0							
	BILD #xx:3,@aa:8	В	7	Е	abs	s	7	7	1 IMM 0							
	BILD #xx:3,@aa:16	В	9	A	-	0		abs	Ş	7 7	7 1 IMM 0					
	BILD #xx:3,@aa:32	В	6	А	3	0				abs		7	7 1	1 IMM 0		
BIOR	BIOR #xx:3,Rd	В	7	4	1 IMM	rd										
	BIOR #xx:3,@ERd	В	7	С	0 erd	0	7	4	1 IMM 0							
	BIOR #xx:3,@aa:8	В	7	Е	abs	s	7	4	1 IMM 0							
	BIOR #xx:3,@aa:16	В	9	A	~	0		abs	ŷ	7 4	t 1 IMM 0					
	BIOR #xx:3,@aa:32	ш	9	٨	e	0				abs		7	4	1 IMM 0		

(cont)
Codes
nstruction
A-2 I
Table

HITACHI

4100	Mnemonic								Instruction Format	n Format				
tion		Size		1st byte	2nd byte	_	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
BIST	BIST #xx:3,Rd	В	9	7	1 IMM rd	q								
	BIST #xx:3,@ERd	В	7	D	0 erd 0	0	9	1 IMM 0						
	BIST #xx:3,@aa:8	В	7	ш	abs		6 7	1 IMM 0						
	BIST #xx:3,@aa:16	В	9	۲	- 8	8	abs	S	6 7	1 IMM 0				
	BIST #xx:3,@aa:32	В	9	٨	8 ന	8		at	abs	-	6 7	1 IMM 0		
BIXOR	BIXOR #xx:3,Rd	В	2	5	1 IMM ro	p								
	BIXOR #xx:3,@ERd	В	7	ပ	0 erd 0	0	7 5 7	1 IMM 0						
	BIXOR #xx:3,@aa:8	В	7	Е	abs		7 5 7	1 IMM 0						
	BIXOR #xx:3,@aa:16	В	9	A	1 0	0	abs	S	7 5	1 IMM 0				
	BIXOR #xx:3,@aa:32	В	9	۲	0 ന	0		al	abs		7 5	1 IMM 0		
BLD	BLD #xx:3,Rd	В	~	7	0 IMM	p								
	BLD #xx:3,@ERd	В	2	ပ	0 erd 0	0	7 7 0	0 MMI 0						
	BLD #xx:3,@aa:8	В	2	ш	abs		7 7 0	0 MMI 0						
	BLD #xx:3,@aa:16	В	9	A	1 0	0	abs	S	L L	0 MMI 0				
	BLD #xx:3,@aa:32	В	9	A	3	0		al	abs		7 7	0 IMM 0		
BNOT	BNOT #xx:3,Rd	В	7	1	0 IMM ro	rd								
	BNOT #xx:3,@ERd	В	7	D	0 erd 0	0	7 1 0	0 MMI 0						
	BNOT #xx:3,@aa:8	В	7	Ł	abs		7 1 0	0 MMI 0						
	BNOT #xx:3,@aa:16	В	9	A	1 8	8	abs	S	1 1	0 MMI 0				
	BNOT #xx:3,@aa:32	В	9	۲	ω r	8		al	abs		7 1	0 IMM 0		
	BNOT Rn,Rd	В	9	1	u lo	rd								
	BNOT Rn, @ERd	В	7	۵	0 erd 0	0	6 1	0 1						
	BNOT Rn, @aa:8	В	7	F	abs		6 1	rn 0						
	BNOT Rn,@aa:16	В	9	۷	-	8	abs	S	6 1	n n				
	BNOT Rn, @ aa:32	Ш	9	۷	8 0	œ		al	abs		6 1	0 E		

(cont)
Codes
Instruction
A-2
Table

670

Instruc-										Instruct	Instruction Format				
tion	Mnemonic	Size		1st byte	2nd byte	yte	3rd byte	e	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
BOR	BOR #xx:3,Rd	В	7	4	0 IMM	rd									
	BOR #xx:3,@ERd	В	7	ပ	0: erd	0	7	4 0	0 MMI 0						
	BOR #xx:3,@aa:8	В	7	ш	abs	6	7	4	0 MMI 0						
	BOR #xx:3,@aa:16	В	9	A	۰۰۰۰	0		abs		7 4	0 IMM 0				
	BOR #xx:3,@aa:32	В	9	A	3	0				abs		7 4	0 MMI 0		
BSET	BSET #xx:3,Rd	В	7	0	0 IMM	rd									
	BSET #xx:3,@ERd	В	7	۵	0 erd	0	7	0 0	0 MMI 0						
	BSET #xx:3,@aa:8	в	7	ш	abs		7	0 0	0 MMI 0						
	BSET #xx:3,@aa:16	в	9	A		8		abs		7 0	0 IMM 0				
	BSET #xx:3,@aa:32	В	9	A	3	8				abs		7 0	0 IMM 0		
	BSET Rn,Rd	В	9	0	E	rd									
	BSET Rn,@ERd	ю	7	۵	0 erd	0	9	0	0 LU						
	BSET Rn,@aa:8	В	7	Ч	abs	6	9	0	rn 0						
	BSET Rn,@aa:16	ш	9	A	~	8		abs		9	0 LL				
	BSET Rn,@aa:32	В	9	A	3	8				abs		6 0	rn 0		
BSR	BSR d:8	I	5	5	disp	0									
	BSR d:16	Ι	5	ပ	0	0		disp	0						
BST	BST #xx:3,Rd	В	9	7	0 IMM	p									
	BST #xx:3,@ERd	в	7	۵	0 erd	0	9	7 0	0 IMM 0						
	BST #xx:3,@aa:8	В	7	F	abs		9	7 0	0 IMM 0						
	BST #xx:3,@aa:16	в	9	A		8		abs		6 7	0 IMM 0				
	BST #xx:3,@aa:32	В	9	А	3	8				abs		6 7	0 IMM 0		
BTST	BTST #xx:3,Rd	ш	7	ю	0 IMM	Þ									
	BTST #xx:3,@ERd	ш	2	ပ	0 erd	0	7	0 8	0 IMM 0						
	BTST #xx:3,@aa:8	ш	~	ш	abs		7	0 8	0 IMM 0						
	BTST #xx:3,@aa:16	ш	9	٨	~	0		abs	~	7 3	0 IMM 0				
	BTST #xx:3,@aa:32	ш	9	٨	ε	0				abs		7 3	0 MMI 0		
	BTST Rn,Rd	В	9	e	£	Ð									
	BTST Rn,@ERd	ш	7	ပ	0 erd	0	9	e	0 LI						

Table A-2 Instruction Codes (cont)

HITACHI

											, 				
Instruc-	Mnemonic	0.10								Instructio	Instruction Format				
tion		912E		1st byte	2nd byte	oyte	3rd byte	4th byte	/te	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
BTST	BTST Rn,@aa:8	В	7	ш	abs	ş	9	E	0						
	BTST Rn,@aa:16	В	9	A	1	0	10	abs		6 3	rn 0				
	BTST Rn,@aa:32	В	9	۷	3	0			abs			6 3	rn 0		
BXOR	BXOR #xx:3,Rd	۵	~	2	0 IMM	p									
	BXOR #xx:3,@ERd	۵	2	υ	0 erd	0	7 5	0 IMM	0						
	BXOR #xx:3,@aa:8	В	7	ш	abs	ş	7 5	0 IMM	0						
	BXOR #xx:3,@aa:16	۵	9	۲	-	0	10	abs		7 5	0 IMM 0				
	BXOR #xx:3,@aa:32	۵	9	۲	e	0			abs			7 5	0 IMM 0		
CLRMAC CLRMAC	CLRMAC		Can	inot be	used in	the H85	Cannot be used in the H8S/2237 Series and H8S/2227 Series.	es and H8	S/2227	' Series.					
CMP	CMP.B #xx:8,Rd	۵	۲	p	MMI	Σ									
	CMP.B Rs,Rd	В	١	ပ	rs	rd									
	CMP.W #xx:16,Rd	Μ	7	6	2	rd	=	IMM							
	CMP.W Rs,Rd	≥	-	۵	s	p									
	CMP.L #xx:32,ERd	L	7	۷	5	0 erd			IMMI						
	CMP.L ERS, ERd	L	١	ш	1 ers (0 erd									
DAA	DAA Rd	В	0	ш.	0	rd									
DAS	DAS Rd	В	-	ш.	0	rd									
DEC	DEC.B Rd	В	-	A	0	rd									
	DEC.W #1,Rd	≥	-	В	2	Þ									
	DEC.W #2,Rd	N	1	В	D	rd									
	DEC.L #1,ERd	L	1	В	7 (0 erd									
	DEC.L #2,ERd	L	٢	В	<u>با</u>	0 erd									
DIVXS	DIVXS.B Rs,Rd	В	0	1	D	0	5 1	rs	rd						
	DIVXS.W Rs,ERd	N	0	1	D	0	5 3	rs 0	erd						
DIVXU	DIVXU.B Rs,Rd	В	5	1	rs	rd									
	DIVXU.W Rs,ERd	≥	5	e	<u>ي</u>	0 erd									
EEPMOV	EEPMOV.B		7	В	5	c	5 9	8	F						
	EEPMOV.W		7	B		4	5 9	8	ш						

(cont)
Codes
Instruction
A-2
Table

672

Inctruc-											Instruction Format	ion For	mat				
tion	Mnemonic	Size		1st byte	2nd byte	yte	3rd byte	fe	4th byte	te	5th byte	6th	6th byte	7th byte	8th byte	9th byte	10th byte
EXTS	EXTS.W Rd	Ν	٢	7	۵	Þ											
	EXTS.L ERd	_	-	7	ш	0: erd											
EXTU	EXTU.W Rd	Μ	-	7	5	rd											
	EXTU.L ERd	L	٢	7	7 (0	0 erd											
INC	INC.B Rd	В	0	A	0	rd											
	INC.W #1,Rd	N	0	в	5	rd											
	INC.W #2,Rd	W	0	в	۵	rd											
	INC.L #1,ERd	L	0	В	7 0	0 erd											
	INC.L #2,ERd	L	0	В	F	0 erd											
JMP	JMP @ERn		2	6	0 ern	0											
	JMP @aa:24		2	A			abs										
	JMP @@aa:8		5	в	abs	s											
JSR	JSR @ERn		2	D	0 ern	0											
	JSR @aa:24		5	ш			abs										
	JSR @@aa:8		5	н	abs	s											
ГРС	LDC #xx:8,CCR	В	0	7	IMM	5											
	LDC #xx:8,EXR	В	0	-	4	-	0	7	IMM								
	LDC Rs,CCR	В	0	3	0	rs											
	LDC Rs,EXR	ш	0	ю	-	S											
	LDC @ERs,CCR	≥	0	-	4	0	9	6	ers	0							
	LDC @ERs,EXR	≥	0	-	4	-		6	ers	0							
	LDC @(d:16,ERs),CCR	≥	0	-	4	0	9	<u>о</u>	ers	0	-	disp					
	LDC @(d:16,ERs),EXR	≥	0	-	4	-		<u>о</u> ц	ers	0	-	disp					
	LDC @(d:32,ERs),CCR	≥	0	-	4	0	7	8	ers	0	9 9	2	0		đ	disp	
	LDC @(d:32,ERs),EXR	W	0	1	4	٢	7	8	ers	0	6 B	2	0		di	disp	
	LDC @ERs+,CCR	≥	0	-	4	0	9	0	ers	0							
	LDC @ERs+,EXR	≥	0	-	4	-	9	0	ers	0							
	LDC @aa:16,CCR	≥	0	-	4	0		ш	0	0		abs					
	LDC @aa:16,EXR	Ν	0	1	4	+	9	В	0	0		abs					

Table A-2 Instruction Codes (cont)

HITACHI

Instruc-											Instructic	Instruction Format				
tion		Size		1st byte	2nd byte	oyte	3rd byte	yte	4th byte	yte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
ГРС	LDC @aa:32,CCR	≥	0	-	4	0	9	ш	~	0		al	abs			
	LDC @aa:32,EXR	≥	0	-	4	-	9	ш	2	0		al	abs			
ПDМ	LDM.L @ SP+, (ERn-ERn+1)	_	0	1	1	0	9	D	7 (0	0 em+1						
	LDM.L @SP+, (ERn-ERn+2)	_	0	-	2	0	9	D	7 (0	0 em+2						
	LDM.L @SP+, (ERn-ERn+3)	_	0	-	e	0	9	۵	~	0 ern+3						
LDMAC	LDMAC ERS,MACH	-	Can	not be	Cannot be used in the H8S/2237 and H8S/227 Series	the H8	S/2237	and H	8S/222	7 Serie:	s					
	LDMAC ERs,MACL	-														
MAC	MAC @ERn+,@ERm+															
MOV	MOV.B #xx:8,Rd	۵	ш	ā	IMM	Σ										
	MOV.B Rs,Rd	ш	0	ပ	S	p										
	MOV.B @ERs,Rd	m	9	8	0 ers	p										
	MOV.B @(d:16,ERs),Rd	ш	9	ш	0 ers	p		disp	d							
	MOV.B @(d:32,ERs),Rd	m	~	ø	0 ers	0	 9	۲	2	Þ		ġ	disp			
	MOV.B @ERs+,Rd	ß	9	ပ	0 ers	p										
	MOV.B @aa:8,Rd	۵	7	Ð	abs	s										
	MOV.B @aa:16,Rd	В	9	۲	0	p		abs	s							
	MOV.B @aa:32,Rd	m	9	۲	2	p				abs	6					
	MOV.B Rs,@ERd	m	9	8	1 erd	s										
	MOV.B Rs, @(d:16, ERd)	۵	9	ш	1 erd	s		disp	م							
	MOV.B Rs, @(d:32, ERd)	ш	7	8	0 erd	0	9	A	A	rs		đ	disp			
	MOV.B Rs, @-ERd	ш	9	υ	1 erd	s										
	MOV.B Rs,@aa:8	В	в	s	abs	ş										
	MOV.B Rs,@aa :16	m	9	۲	∞	S		abs	s							
	MOV.B Rs,@aa:32	m	9	۲	4	s				abs	6					
	MOV.W #xx:16,Rd	×	7	6	0	rd		IMM	Z							
	MOV.W Rs,Rd	≥	0	۵	S	p										
	MOV.W @ERs,Rd	×	9	6	0 ers	rd										
	MOV.W @(d:16,ERs),Rd	≥	9	ш	0 ers	p		disp	d.							
	MOV.W @(d:32,ERs),Rd	≥	2	∞	0 ers	0	9	в	2	Þ		đ	disp			

Table A-2Instruction Codes (cont)

674

Instruc-	Mnemonic	i								Inst	Instruction Format	n Forn	nat				
tion		Size	1st byte	yte	2nd byte	byte	3rd byte	rte	4th byte	5th byte	oyte	6th	6th byte	7th byte	8th byte	9th byte	10th byte
MOV	MOV.W @ERs+,Rd	Ν	9	D	0 ers	rd											
	MOV.W @aa:16,Rd	Ν	9	В	0	rd		abs	S								
	MOV.W @aa:32,Rd	≥	9	ш	2	q			a	abs							
	MOV.W Rs,@ERd	N	9	6	1 erd	rs											
	MOV.W Rs,@(d:16,ERd)	Ν	9	ш	1 erd	rs		disp	d								
	MOV.W Rs, @(d:32, ERd)	N	7	8	0 erd	0	9	В	A rs				disp	a			
	MOV.W Rs,@-ERd	×	9	D	1 erd	ſS											
	MOV.W Rs,@aa:16	N	9	В	8	rs		abs	s								
	MOV.W Rs,@aa:32	Ν	9	В	A	rs			a	abs							
	MOV.L #xx:32,Rd	_	7	A	0	0 erd			۹.	IMM							
	MOV.L ERS, ERd	Γ	0	ш	1 ers	ers 0 erd											
	MOV.L @ERs,ERd	L	0	1	0	0	9	9 0	0 ers 0 erd								
	MOV.L @(d:16,ERs),ERd	_	0	-	0	0	9	ш	0 ers 0 erd		disp	٩					
	MOV.L @(d:32,ERs),ERd	L	0	1	0	0	7	8 (0 ers 0	9	В	2	0 erd		disp	sp	
	MOV.L @ERs+,ERd	_	0	-	0	0	9	۵	0 ers 0 erd								
	MOV.L @aa:16 ,ERd	_	0	-	0	0	9	в	0 0 erd		abs	s					
	MOV.L @aa:32 ,ERd	_	0	-	0	0	9	в	2 0 erd				abs	0			
	MOV.L ERs, @ERd	_	0	-	0	0	9	6	1 erd 0 ers								
	MOV.L ERs, @(d:16, ERd)	_	0	-	0	0	9	ц.	1 erd 0 ers		disp	d					
	MOV.L ERs, @(d:32, ERd)*	L	0	1	0	0	7	8 (0 erd 0	9	В	A	0 ers		disp	sp	
	MOV.L ERs, @-ERd	_	0	-	0	0	 9	0	1 erd 0 ers								
	MOV.L ERs,@aa:16	_	0	-	0	0	9	в	8 0 ers		abs	6					
	MOV.L ERs,@aa:32	L	0	٢	0	0	9	В	A 0 ers				abs	0			
MOVFPE	MOVFPE MOVFPE @aa:16,Rd	В	Cann	not be t	used in	the H8	S/2237	3H pue	Cannot be used in the H8S/2237 and H8S/2227 Series	es							
MOVTPE	MOVTPE MOVTPE Rs,@aa:16	В															
MULXS	MULXS.B Rs,Rd	۵	0	-	υ	0	 2	0	rs rd								
	MULXS.W Rs, ERd	≥	0	-	U	0	 ک	7	rs 0 erd								
MULXU	MULXU.B Rs,Rd	۵	5	0	S	p											
	MULXU.W Rs,ERd	≥	5	2	ß	0 erd											

Table A-2 Instruction Codes (cont)

HITACHI

MinimumSizestatic byteand byte	Instruc-	Mnomonio	Ŀ							Instructio	Instruction Format				
NEG.B.Rd B 1 7 8 rd N NEG.W.Rd W 1 7 9 rd N NEG.W.Rd W 1 7 9 rd N NG.E.W.Rd W 1 7 9 rd N NOT.B.Rd W 1 7 1 rd N N NOT.B.Rd W 1 7 3 9 rd N NOT.LERd L 1 7 3 9 rd N NOT.B.Rd W 7 9 4 rd N N NOT.LERd W 7 9 4 rd N N OR.B.#xx:6, R.Kd W 7 9 4 rd N N OR.W.Rs,red W 7 9 4 rd N N OR.M.W.S.T6, R.Kd B 0 1 7 N	tion		Size		byte	2nd b	yte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
NEG.W Rd W 1 7 9 rd No NOF. ERd L 1 7 B 0 erd > NOF. ERd L 1 7 B 0 erd > NOT. Brd W 1 7 0 rd rd NOT. Brd W 1 7 3 0 erd > NOT. Brd W 1 7 3 0 erd > NOT. Brd W 7 3 0 erd > NOT. Brs, Rd W 7 9 4 rd rd OR. Brs, Rd W 7 9 4 rd rd rd OR. Brs, Rd W 7 9 4 rd rd rd OR. Brs, Rd W 7 4 rd rd rd rd OR. Wrs, Rd W	NEG	NEG.B Rd	۵	-	7	∞	p								
NEG.LERd L 1 7 B 0 \sim		NEG.W Rd	≥	~	7	6	p								
		NEG.L ERd	-	-	7		erd								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	NOP	NOP		0	0	0	0								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	NOT	NOT.B Rd	8	-	7	0	гd								
NOT.LERdL1730endmOR.B #xx.8,RdBCrd $ MM $ rsrd $ MM $ OR.B #xx.16,RdW794rd $ MM $ OR.W #xx.16,RdWF94rd $ MM $ OR.W #xx.16,RdWF94rd $ MM $ OR.W #xx.32,ERdL794rd $ MM $ OR.L #xx.32,ERdL7A40 $ MM $ OR.L #xx.32,ERdL7A40 $ MM $ OR.L #xx.32,ERdL01F06 $ MM $ OR.L #xx.32,ERdL017 $ MM $ $ MM $ OR.L #xx.32,ERdL014 $ MM $ $ MM $ OR.L #xx.35,ERdL014 $ MM $ OR.L #xx.8,CCRB014 $ MM $ OR.L #xx.8,FXRB014 $ MM $ OR.L #xx.8,FXRB010 $ A $ OR.L #xx.8,FXRB10 $ A $ $ MM $ POP.W RnW6D7 $ M $ POP.W RnW6D7 $ M $ POP.W RnW6D7 $ M $ POP.W RnW6D7 $ M $ POP.W RnW6D7 $ M $ POP.W RnW122 $ M $ <tr< td=""><td></td><td>NOT.W Rd</td><td>≥</td><td>-</td><td>7</td><td>-</td><td>p</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr<>		NOT.W Rd	≥	-	7	-	p								
		NOT.L ERd	_	-	7		erd								
OR.B Rs, Rd B 1 4 rs rd $IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII$	OR	OR.B #xx:8,Rd	ш	ပ	Þ	IMN	F								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		OR.B Rs,Rd	ш	-	4	S	p								
OR.W Rs, Rd W 6 4 rs rd rs rd		OR.W #xx:16,Rd	≥	7	6	4	p	4	M						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		OR.W Rs,Rd	≥	9	4	ខ	p								
		OR.L #xx:32,ERd	-	7	A		erd		=	MM					
ORC #xx:8,CCR B 0 4 IMM A ORC #xx:8,EXR B 0 1 4 1 0 4 IN ORC #xx:8,EXR B 0 1 4 1 0 4 IN POP.LERn W 6 D 7 M 7		OR.L ERS, ERd	_	0	+	ш	0		0 ers 0 erd						
ORC #xx:8,EXR B 0 1 4 1 0 4 1 POP.W Rn W 6 D 7 m 6 7 m 7 m POP.L ERn L 0 1 0 6 D 7 m 7 7 PUSH.W Rn W 6 D F m 7 7 PUSH.L ERn L 0 1 0 6 D 7 PUSH.L ERn L 0 1 0 6 D 7 ROTL.B #2, Rd B 1 2 8 rd 7 7 ROTL.B #2, Rd W 1 2 2 7 7 7 7 ROTL.W Rd W 1 2 2 7 7 7 7 7 ROTL.W Rd W 1 2 9 7 7 7 7 7 7	ORC	ORC #xx:8,CCR	۵	0	4	IMN	F								
POP.WRn W 6 D 7 m 7 m 7 POP.LERn L 0 1 0 6 D 7 POP.LERn L 0 1 0 6 D 7 PUSH.MRn W 6 D F m 7 7 PUSH.LERn L 0 1 0 6 D 7 PUSH.LERn L 0 1 2 8 rd 7 ROT.L.B.#2, Rd B 1 2 8 rd 7 7 ROT.LWRd W 1 2 9 rd 7 7 ROT.WRd W 1 2 9 rd 7 7 ROT.WRd W 1 2 9 rd 7 7 ROT.WRd W 1 2 9 rd 7 7 ROT.WRd L		ORC #xx:8,EXR	В	0	-	4	-		IMM						
POP.L ERn L 0 1 0 6 D 7 PUSH.WRn W 6 D F m m 6 D 7 PUSH.LERn W 6 D 7 m 6 D 7 PUSH.LERn L 0 1 0 6 D 7 ROTL.BRd B 1 2 8 rd 7 7 ROTL.BRd B 1 2 8 rd 7 7 ROTL.WRd W 1 2 9 rd 7 7 ROTL.WRd W 1 2 9 rd 7 7 ROTL.WR2.Rd W 1 2 9 rd 7 7 ROTL.WR2.Rd L 1 2 9 rd 7 7	РОР	POP.W Rn	8	9	۵	7	E								
PUSH.WRn W 6 D F m PUSH.LERn L 0 1 0 6 D F PUSH.LERn L 0 1 0 6 D F ROTL.B.Rd B 1 2 8 rd F F ROTL.B.#2, Rd B 1 2 2 7 rd F F ROTL.WRd W 1 2 9 rd F		POP.L ERn	Ч	0	1	0	0		0						
PUSHLERn L 0 1 0 6 D F ROTLBRd B 1 2 8 rd rd rd r ROTLB#2, Rd B 1 2 8 rd rd r	PUSH	PUSH.W Rn	8	9	۵	 Ц	E								
ROTL.B.Rd B 1 2 8 ROTL.B.#2, Rd B 1 2 2 7 ROTL.W Rd W 1 2 2 9 ROTL.W Rd W 1 2 2 9 ROTL.W Rd W 1 2 2 9 ROTL.W #2, Rd W 1 2 9 ROTLLW #2, Rd L 1 2 1 ROTLL #2. ERd L 1 2 1		PUSH.L ERn	-	0	1	0	0								
L B D 60 C	ROTL	ROTL.B Rd	В	-	2	∞	rd								
H B D A		ROTL.B #2, Rd	В	-	2	с	rd								
M 1 2 B 4 7 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4		ROTL.W Rd	Ν	-	2	6	rd								
L 1 2 B		ROTL.W #2, Rd	Ν	-	2	D	rd								
L 1 2 F		ROTL.L ERd		٢	2		erd								
-		ROTL.L #2, ERd	_	-	2	F 0	erd								

(cont)	
Codes	
Instruction	
Table A-2	

HITACHI

	-	ļ												
Instruc-	Mnemonic	00							Instruction Format	n Format				
tion		SIZE	1st byte	oyte	2nd byte	byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
ROTR	ROTR.B Rd	В	1	3	8	rd								
	ROTR.B #2, Rd	в	-	e	U	Þ								
	ROTR.W Rd	≥	-	e	6	Þ								
	ROTR.W #2, Rd	≥	-	e	۵	Þ								
	ROTR.L ERd	_	-	e	۵	0 erd								
	ROTR.L #2, ERd	_	-	ю	ш	0 erd								
ROTXL	ROTXL.B Rd	ш	-	2	0	Þ								
	ROTXL.B #2, Rd	ш	-	7	4	Þ								
	ROTXL.W Rd	≥	-	7	-	Þ								
	ROTXL.W #2, Rd	≥	-	7	2	Þ								
	ROTXL.L ERd	_	-	7	m	0 erd								
	ROTXL.L #2, ERd	_	-	2	7	0 erd								
ROTXR	ROTXR.B Rd	В	٦	3	0	rd								
	ROTXR.B #2, Rd	В	٦	з	4	rd								
	ROTXR.W Rd	Ν	-	3	-	rd								
	ROTXR.W #2, Rd	≥	-	e	2	Þ								
	ROTXR.L ERd	_	٦	з	e	0 erd								
	ROTXR.L #2, ERd	L	1	3	7	0 erd								
RTE	RTE		5	6	7	0								
RTS	RTS		5	4	7	0								
SHAL	SHAL.B Rd	В	٦	0	8	rd								
	SHAL.B #2, Rd	В	-	0	U	p								
	SHAL.W Rd	Ν	٦	0	6	rd								
	SHAL.W #2, Rd	Ν	٦	0	D	rd								
	SHAL.L ERd	_	-	0	۵	0 erd								
	SHAL.L #2, ERd	-	-	0	ш	0 erd								

(cont)
Codes
Instruction
A-2
Table

HITACHI

Instruc-	Macmonio									[nstructic	Instruction Format				
tion		Size	1st	1st byte	2nd byte	byte	3rd byte		4th byte		5th byte	6th byte	7th byte	8th byte	9th byte	10th byte
SHAR	SHAR.B Rd	۵	-	-	8	Þ										
	SHAR.B #2, Rd	В	٦	1	υ	rd										
	SHAR.W Rd	8	-	+	6	p										
	SHAR.W #2, Rd	Ν	٦	1	D	rd										
	SHAR.L ERd	_	-	-	В	0 erd										
	SHAR.L #2, ERd	Γ	1	1	ч	0: erd										
SHLL	SHLL.B Rd	В	۱	0	0	rd										
	SHLL.B #2, Rd	ш	-	0	4	P										
	SHLL.W Rd	8	-	0	-	Þ										
	SHLL.W #2, Rd	Μ	٦	0	5	rd										
	SHLL.L ERd	_	-	0	ę	0 erd										
	SHLL.L #2, ERd	Γ	٦	0	7	0: erd										
SHLR	SHLR.B Rd	В	1	1	0	rd										
	SHLR.B #2, Rd	в	-	۲	4	P										
	SHLR.W Rd	Ν	1	1	٢	rd										
	SHLR.W #2, Rd	8	-	-	5	q										
	SHLR.L ERd	Γ	٦	1	3	0 erd										
	SHLR.L #2, ERd	Γ	٦	1	7	0: erd										
SLEEP	SLEEP	Ι	0	1	8	0										
STC	STC.B CCR,Rd	В	0	2	0	rd										
	STC.B EXR,Rd	۵	0	7	~	Ð										
	STC.W CCR, @ERd	≥	0	-	4	0		9	erd 0							
	STC.W EXR,@ERd	≥	0	-	4	-	9	9	erd 0							
	STC.W CCR, @(d:16, ERd)	W (0	1	4	0	9	F 1.	erd 0		di	disp				
	STC.W EXR, @(d:16, ERd)	N	0	1	4	٢	9	F 1	erd 0		di	disp				
	STC.W CCR, @(d:32, ERd)) W	0	1	4	0	7	8 0	erd 0	9 0	8	A 0		di	disp	
	STC.W EXR, @(d:32, ERd)	3	0	-	4	-	7	8	erd 0	9	<u>в</u>	A 0		di	disp	
	STC.W CCR, @-ERd	≥	0	-	4	0	9	D	erd 0							
	STC.W EXR,@-ERd	≥	0	-	4	1	9	D 1	1 erd 0							

Ħ
cont
9
୍ପ୍
-
Ś
de
ō
_0
\Box
<u> </u>
ion
0
•
5
A.
Instruct
-
Ś
P
Ĥ
61
N
-
~~
able
abl
p
3
H
r .

 $\overline{}$

HITACHI

Instruc-	Moren										Instruction Format				
tion		Size		1st byte	2nd byte	byte	3rd byte	te	4th byte		5th byte 6th byte	7th byte	8th byte	9th byte	10th byte
STC	STC.W CCR,@aa:16	Μ	0	-	4	0	9	В		0	abs				
	STC.W EXR,@aa:16	V	0	٦	4	-	9	В	8	0	abs				
	STC.W CCR,@aa:32	V	0	1	4	0	9	В	A	0		abs			
	STC.W EXR,@aa:32	W	0	1	4	1	9	В	A	0	2	abs			
STM	STM.L(ERn-ERn+1), @-SP	Γ	0	-	٦	0	9	D	F 0	0 ern					
	STM.L (ERn-ERn+2), @-SP	_	0	-	2	0	9	٥	о ч	0 ern					
	STM.L (ERn-ERn+3), @-SP	L	0	1	3	0	9	D	F 0	0 ern					
STMAC	STMAC MACH, ERd	Γ	Can	not be	used in	the H8	Cannot be used in the H8S/2237 and H8S/227 Series	BH Dug	S/2227	Series					
	STMAC MACL, ERd	_													
SUB	SUB.B Rs,Rd	ш	-	∞	s	Ъ									
	SUB.W #xx:16,Rd	≥	7	6	т	p		MMI							
	SUB.W Rs,Rd	V	-	6	s	rd									
	SUB.L #xx:32,ERd	_	7	۲	т	0 erd				MMI					
	SUB.L ERS, ERd		٦	А	1 ers	0 erd									
SUBS	SUBS #1,ERd	Γ	٦	В	0	0 erd									
	SUBS #2,ERd	L	-	В	80	0 erd									
	SUBS #4,ERd	L	٦	В	6	0 erd									
SUBX	SUBX #xx:8,Rd	۵	В	p	MMI	Σ									
	SUBX Rs,Rd	В	1	Е	rs	rd									
TAS	TAS @ERd	В	0	1	Ш	0	7	B 0	erd	С					
TRAPA	TRAPA #x:2		5	7	00 IMM	0									
XOR	XOR.B #xx:8,Rd	В	D	rd	IMM	Σ									
	XOR.B Rs,Rd	В	٦	5	s	rd									
	XOR.W #xx:16,Rd	V	7	6	5	rd		IMM							
	XOR.W Rs,Rd	≥	9	5	S	p									
	XOR.L #xx:32,ERd	L	7	A	2	0 erd				IMM					
	XOR.L ERS, ERd	_	0	1	ш	0	9	5 0	0 ers 0 erd	erd					

Table A-2Instruction Codes (cont)

HITACHI

Instruc-	Mpemonic						Instructio	Instruction Format				
tion		azic		1st byte 2nd byte 3rd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	7th byte 8th byte	9th byte 10th byte	10th byte
XORC	XORC #xx:8,CCR	В	0 5	MMI								
	XORC #xx:8,EXR	В	0 1	4 1	0 5	IMM						

Note: * Bit 7 of the 4th byte of the MOV.L ERs, @(d:32,ERd) instruction can be either 1 or 0.

Legend	Immediate data (2, 3, 8, 16, or 32 bits)
IMM:	Absolute address (8, 16, 24, or 32 bits)
abs:	Displacement (8, 16, or 32 bits)
disp:	Register field (4 bits specifying an 8-bit or 16-bit register. The symbols rs, rd, and rn correspond to operand symbols Rs, Rd,and Rn.)
rs, rd, rn:	Register field (3 bits specifying an address register or 32-bit register. The symbols ers, erd, ern, and erm correspond to operand
ers, erd, ern, erm:	symbols ERs, ERd, ERn, and ERm.)
The register fields:	The register fields specify general registers as follows.

Addres: 32-Bit R	Address Register 32-Bit Register	16-Bit I	16-Bit Register	8-Bit	8-Bit Register
Register Field	General Register	Register Field	General Register	Register Field	General Register
000	ERO	0000	RO	0000	ROH
001	ER1	0001	R1	0001	R1H
•	•	•	•	•	•
•	•	•	•	•	•
•	•	•	•	•	•
111	ER7	0111	R7	0111	R7H
		1000	ЕO	1000	ROL
		1001	E1	1001	R1L
		•	•	•	•
		•	•	•	•
		•	•	•	•
		1111	E7	1111	R7L

HITACHI

680

Table A-2 Instruction Codes (cont)

A.3 Operation Code Map

Table A-3 shows the operation code map.




Table A-3Operation Code Map (1)

HITACHI

SHAR ROTL ROTR EXTS SHAL Table A.3(3) DEC INC BLE ш TAS BGT ш EXTS Table A.3(3) DEC BLT NC Δ MOVTPE* Table A.3(3) SHAR ROTR ROTL SHAL BGE υ MOV SUB ADD CMP NEG BMI ш CLRMAC* ВРL MOV ۷ BVS ი ADDS SHAL SHAR ROTL ROTR SUBS NEG SLEEP MOV BVC ω ROTXR ROTXL EXTU SHLR SHLL DEC BEQ NC \sim MAC* BNE AND AND 9 EXTU XOR DEC BCS XOR NC 2 STC ROTXR MOVFPE* ROTXL SHLR SHLL BCC OR OR 4 ЪС ГD Table A.3(4) STM BLS SUB SUB NOT e MOV CMP CMP BHI \sim LDM BRN Table A.3(4) ADD ADD ~ ROTXR ROTXL SHLL SHLR NOT ADDS DAA SUBS MOV MOV BRA MOV DEC DAS MOV INC 0 ΒН 7 12 1A Ð ۲A AH AL Ø В 10 13 17 Ħ 58 6A 79 2 Ы

Note: * Cannot be used in the H8S/2237 Series and H8S/2227 Series.

Table A-3 Operation Code Map (2)

В 2nd byte

ВН

AL 1st byte

Η

Instruction code

682

Instruction when most significant bit of DH is 0. Instruction when most significant bit of DH is 1. ш ш Δ с ш ∢ ł ი ω BLD BST BIST BIST BXOR BAND BLD BIXOR BIAND BILD BST BIST \sim BAND BIAND AND 9 Ы 4th byte BOR BXOR I Н XOR ß BOR B 3rd byte Ч OR 4 Ч DIVXS BTST BTST BTST BTST с 2nd byte ВГ MULXS BCLR BCLR BCLR BCLR \sim ΒН BNOT DIVXS BNOT BNOT BNOT -AL 1st byte MULXS BSET BSET AH BSET BSET 0 Instruction code Ц 7Faa6 *2 7Eaa6 *2 7Dr07 *1 7Faa7 *2 7Eaa7 *2 7Cr06 *1 7Cr07 *1 7Dr06 *1 AH AL BH BL CH 01C05 01D05 01F06

Table A-3 Operation Code Map (3)

HITACHI

Notes: 1. r is the register specification field. 2. aa is the absolute address specification.

	1st	1st byte	2nd	2nd byte	3rd	3rd byte	4th	4th byte	5th byte	byte	6th byte	oyte						
	AH	AL	BH	BL	СН	CL	ΡH	DL	EH	EL	FΗ	FL						
														 Instruct Instruct 	tion when tion when	most sign most sign	Instruction when most significant bit of FH is 0. Instruction when most significant bit of FH is 1.	of FH is (of FH is `
	0	-	7	°		4	5	9	2	8		6	٨	в	υ	٥	ш	ш
				Ĥ														
					N B B B B	V R	BXOR BIXOR	BAND	BLD									
	L L	FC 40							BST BIST	L.								
				r.														
	1st	1st byte	2nd	2nd byte	3rd	3rd byte	4th	4th byte	5th byte	byte	6th byte	oyte	7th	7th byte	8th byte	e		
	АН	AL	BH	BL	СН	СГ	ЫН	DL	ΕH	EL	ΗJ	FL	ВH	GL	HH	Ч		
											L <u> </u>			 Instruct Instruct 	tion when tion when	most sign most sign	Instruction when most significant bit of HH is 0. Instruction when most significant bit of HH is 1.	of HH is of HH is
	0	-	2	e		4	5	9	7	8		6	A	в	ပ	۵	ш	ш
				Ĥ														
					P BOR	N R	BXOR	BANDBIAND										
ň	DCET	TONG		0					BST BIST	T								
ć.	- 10		_	2														

Table A-3 Operation Code Map (4)

HITACHI

Note: * aa is the absolute address specification.

6A38aaaaaaa6* 6A38aaaaaaa7*

A.4 Number of States Required for Instruction Execution

The tables in this section can be used to calculate the number of states required for instruction execution by the H8S/2000 CPU. Table A-5 indicates the number of instruction fetch, data read/write, and other cycles occurring in each instruction. Table A-4 indicates the number of states required for each cycle, depending on its size. The number of states required for execution of an instruction can be calculated from these two tables as follows:

Execution states = $I \times S_I + J \times S_J + K \times S_K + L \times S_L + M \times S_M + N \times S_N$

Examples: Advanced mode, program code and stack located in external memory, on-chip supporting modules accessed in two states with 8-bit bus width, external devices accessed in three states with one wait state and 16-bit bus width.

1. BSET #0, @FFFFB3:8

From table A-5:

 $I=L=2, \ J=K=M=N=0$

From table A-4:

 $S_{\rm I} = 4, \ S_{\rm L} = 2$

Number of states required for execution $= 2 \times 4 + 2 \times 2 = 12$

2. JSR @@30

From table A-5:

 $I=J=K=2, \ L=M=N=0$

From table A-4:

 $S_{\rm I}=S_{\rm J}=S_{\rm K}=4$

Number of states required for execution = $2 \times 4 + 2 \times 4 + 2 \times 4 = 24$

Table A-4 Number of States per Cycle

				Ac	cess Co	nditions		
			On-Chip	Supporting		Externa	al Device	
			Module		8-Bi	t Bus	16-B	it Bus
Cycle		On-Chip Memory		16-Bit Bus			2-State Access	
Instruction fetch	Sı	1	4	2	4	6 + 2m	2	3 + m
Branch address read	$S_{\rm J}$							
Stack operation	$\mathbf{S}_{\mathbf{K}}$	_						
Byte data access	S_{L}		2		2	3 + m	-	
Word data access	$S_{\scriptscriptstyle M}$		4		4	6 + 2m	-	
Internal operation	$S_{\rm N}$	1	1	1	1	1	1	1

Legend

m: Number of wait states inserted into external device access

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	К	L	М	N
ADD	ADD.B #xx:8,Rd	1					
	ADD.B Rs,Rd	1					
	ADD.W #xx:16,Rd	2					
	ADD.W Rs,Rd	1					
	ADD.L #xx:32,ERd	3					
	ADD.L ERs,ERd	1					
ADDS	ADDS #1/2/4,ERd	1					
ADDX	ADDX #xx:8,Rd	1					
	ADDX Rs,Rd	1					
AND	AND.B #xx:8,Rd	1					
	AND.B Rs,Rd	1					
	AND.W #xx:16,Rd	2					
	AND.W Rs,Rd	1					
	AND.L #xx:32,ERd	3					
	AND.L ERs,ERd	2					
ANDC	ANDC #xx:8,CCR	1					<u> </u>
	ANDC #xx:8,EXR	2					
BAND	BAND #xx:3,Rd	1					
	BAND #xx:3,@ERd	2			1		
	BAND #xx:3,@aa:8	2			1		
	BAND #xx:3,@aa:16	3			1		
	BAND #xx:3,@aa:32	4			1		
Bcc	BRA d:8 (BT d:8)	2					
	BRN d:8 (BF d:8)	2					
	BHI d:8	2					
	BLS d:8	2					
	BCC d:8 (BHS d:8)	2					
	BCS d:8 (BLO d:8)	2					
	BNE d:8	2					
	BEQ d:8	2					
	BVC d:8	2					
	BVS d:8	2					
	BPL d:8	2					

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	К	L	М	Ν
Bcc	BMI d:8	2					
	BGE d:8	2					
	BLT d:8	2					
	BGT d:8	2					
	BLE d:8	2					
	BRA d:16 (BT d:16)	2					1
	BRN d:16 (BF d:16)	2					1
	BHI d:16	2					1
	BLS d:16	2					1
	BCC d:16 (BHS d:16)	2					1
	BCS d:16 (BLO d:16)	2					1
	BNE d:16	2					1
	BEQ d:16	2					1
	BVC d:16	2					1
	BVS d:16	2					1
	BPL d:16	2					1
	BMI d:16	2					1
	BGE d:16	2					1
	BLT d:16	2					1
	BGT d:16	2					1
	BLE d:16	2					1
BCLR	BCLR #xx:3,Rd	1					
	BCLR #xx:3,@ERd	2			2		
	BCLR #xx:3,@aa:8	2			2		
	BCLR #xx:3,@aa:16	3			2		
	BCLR #xx:3,@aa:32	4			2		
	BCLR Rn,Rd	1					
	BCLR Rn,@ERd	2			2		
	BCLR Rn,@aa:8	2			2		
	BCLR Rn,@aa:16	3			2		
	BCLR Rn,@aa:32	4			2		

688

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	К	L	М	Ν
BIAND	BIAND #xx:3,Rd	1					
	BIAND #xx:3,@ERd	2			1		
	BIAND #xx:3,@aa:8	2			1		
	BIAND #xx:3,@aa:16	3			1		
	BIAND #xx:3,@aa:32	4			1		
BILD	BILD #xx:3,Rd	1					
	BILD #xx:3,@ERd	2			1		
	BILD #xx:3,@aa:8	2			1		
	BILD #xx:3,@aa:16	3			1		
	BILD #xx:3,@aa:32	4			1		
BIOR	BIOR #xx:8,Rd	1					
	BIOR #xx:8,@ERd	2			1		
	BIOR #xx:8,@aa:8	2			1		
	BIOR #xx:8,@aa:16	3			1		
	BIOR #xx:8,@aa:32	4			1		
BIST	BIST #xx:3,Rd	1					
	BIST #xx:3,@ERd	2			2		
	BIST #xx:3,@aa:8	2			2		
	BIST #xx:3,@aa:16	3			2		
	BIST #xx:3,@aa:32	4			2		
BIXOR	BIXOR #xx:3,Rd	1					
	BIXOR #xx:3,@ERd	2			1		
	BIXOR #xx:3,@aa:8	2			1		
	BIXOR #xx:3,@aa:16	3			1		
	BIXOR #xx:3,@aa:32	4			1		
BLD	BLD #xx:3,Rd	1					
	BLD #xx:3,@ERd	2			1		
	BLD #xx:3,@aa:8	2			1		
	BLD #xx:3,@aa:16	3			1		
	BLD #xx:3,@aa:32	4			1		

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	К	L	М	Ν
BNOT	BNOT #xx:3,Rd	1					
	BNOT #xx:3,@ERd	2			2		
	BNOT #xx:3,@aa:8	2			2		
	BNOT #xx:3,@aa:16	3			2		
	BNOT #xx:3,@aa:32	4			2		
	BNOT Rn,Rd	1					
	BNOT Rn,@ERd	2			2		
	BNOT Rn,@aa:8	2			2		
	BNOT Rn,@aa:16	3			2		
	BNOT Rn,@aa:32	4			2		
BOR	BOR #xx:3,Rd	1					
	BOR #xx:3,@ERd	2			1		
	BOR #xx:3,@aa:8	2			1		
	BOR #xx:3,@aa:16	3			1		
	BOR #xx:3,@aa:32	4			1		
BSET	BSET #xx:3,Rd	1					
	BSET #xx:3,@ERd	2			2		
	BSET #xx:3,@aa:8	2			2		
	BSET #xx:3,@aa:16	3			2		
	BSET #xx:3,@aa:32	4			2		
	BSET Rn,Rd	1					
	BSET Rn,@ERd	2			2		
	BSET Rn,@aa:8	2			2		
	BSET Rn,@aa:16	3			2		
	BSET Rn,@aa:32	4			2		
BSR	BSR d:8	2		2			
	BSR d:16	2		2			1
BST	BST #xx:3,Rd	1					,
	BST #xx:3,@ERd	2			2		
	BST #xx:3,@aa:8	2			2		
	BST #xx:3,@aa:16	3			2		
	BST #xx:3,@aa:32	4			2		

690

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	К	L	М	Ν
BTST	BTST #xx:3,Rd	1					
	BTST #xx:3,@ERd	2			1		
	BTST #xx:3,@aa:8	2			1		
	BTST #xx:3,@aa:16	3			1		
	BTST #xx:3,@aa:32	4			1		
	BTST Rn,Rd	1					
	BTST Rn,@ERd	2			1		
	BTST Rn,@aa:8	2			1		
	BTST Rn,@aa:16	3			1		
	BTST Rn,@aa:32	4			1		
BXOR	BXOR #xx:3,Rd	1					
	BXOR #xx:3,@ERd	2			1		
	BXOR #xx:3,@aa:8	2			1		
	BXOR #xx:3,@aa:16	3			1		
	BXOR #xx:3,@aa:32	4			1		
CLRMAC	CLRMAC	Cannot be u	sed in the H	18S/2237 Sei	ries and H	8S/2227 S	eries
CMP	CMP.B #xx:8,Rd	1					
	CMP.B Rs,Rd	1					
	CMP.W #xx:16,Rd	2					
	CMP.W Rs,Rd	1					
	CMP.L #xx:32,ERd	3					
	CMP.L ERs,ERd	1					
DAA	DAA Rd	1					
DAS	DAS Rd	1					
DEC	DEC.B Rd	1					
	DEC.W #1/2,Rd	1					
	DEC.L #1/2,ERd	1					
DIVXS	DIVXS.B Rs,Rd	2					11
	DIVXS.W Rs,ERd	2					19
DIVXU	DIVXU.B Rs,Rd	1					11
	DIVXU.W Rs,ERd	1					19

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	К	L	М	N
EEPMOV	EEPMOV.B	2			2n+2*2		
	EEPMOV.W	2			2n+2*2		
EXTS	EXTS.W Rd	1					
	EXTS.L ERd	1					
EXTU	EXTU.W Rd	1					
	EXTU.L ERd	1					
INC	INC.B Rd	1					
	INC.W #1/2,Rd	1					
	INC.L #1/2,ERd	1					
JMP	JMP @ERn	2					
	JMP @aa:24	2					1
	JMP @@aa:8	2	2				1
JSR	JSR @ERn	2		2			
	JSR @aa:24	2		2			1
	JSR @@aa:8	2	2	2			
LDC	LDC #xx:8,CCR	1					
	LDC #xx:8,EXR	2					
	LDC Rs,CCR	1					
	LDC Rs,EXR	1					
	LDC @ERs,CCR	2				1	
	LDC @ERs,EXR	2				1	
	LDC @(d:16,ERs),CCR	3				1	
	LDC @(d:16,ERs),EXR	3				1	
	LDC @(d:32,ERs),CCR	5				1	
	LDC @(d:32,ERs),EXR	5				1	
	LDC @ERs+,CCR	2				1	1
	LDC @ERs+,EXR	2				1	1
	LDC @aa:16,CCR	3				1	
	LDC @aa:16,EXR	3				1	
	LDC @aa:32,CCR	4				1	
_	LDC @aa:32,EXR	4				1	

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	К	L	М	Ν
LDM	LDM.L @SP+, (ERn-ERn+1)	2		4			1
	LDM.L @SP+, (ERn-ERn+2)	2		6			1
	LDM.L @SP+, (ERn-ERn+3)	2		8			1
LDMAC	LDMAC ERs,MACH	Cannot be u	sed in the H	H8S/2237 Ser	ies and H	8S/2227 S	eries
	LDMAC ERs,MACL						
MAC	MAC @ERn+,@ERm+	Cannot be u	sed in the H	H8S/2237 Ser	ies and H	8S/2227 S	eries
MOV	MOV.B #xx:8,Rd	1					
	MOV.B Rs,Rd	1					
	MOV.B @ERs,Rd	1			1		
	MOV.B @(d:16,ERs),Rd	2			1		
	MOV.B @(d:32,ERs),Rd	4			1		
	MOV.B @ERs+,Rd	1			1		1
	MOV.B @aa:8,Rd	1			1		
	MOV.B @aa:16,Rd	2			1		
	MOV.B @aa:32,Rd	3			1		
	MOV.B Rs,@ERd	1			1		
	MOV.B Rs,@(d:16,ERd)	2			1		
	MOV.B Rs,@(d:32,ERd)	4			1		
	MOV.B Rs,@-ERd	1			1		1
	MOV.B Rs,@aa:8	1			1		
	MOV.B Rs,@aa:16	2			1		
	MOV.B Rs,@aa:32	3			1		
	MOV.W #xx:16,Rd	2					
	MOV.W Rs,Rd	1					
	MOV.W @ERs,Rd	1				1	
	MOV.W @(d:16,ERs),Rd	2				1	
	MOV.W @(d:32,ERs),Rd	4				1	
	MOV.W @ERs+,Rd	1				1	1
	MOV.W @aa:16,Rd	2				1	
	MOV.W @aa:32,Rd	3				1	
	MOV.W Rs,@ERd	1				1	

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	К	L	М	Ν
MOV	MOV.W Rs,@(d:16,ERd)	2				1	
	MOV.W Rs,@(d:32,ERd)	4				1	
	MOV.W Rs,@-ERd	1				1	1
	MOV.W Rs,@aa:16	2				1	
	MOV.W Rs,@aa:32	3				1	
	MOV.L #xx:32,ERd	3					
	MOV.L ERs,ERd	1					
	MOV.L @ERs,ERd	2				2	
	MOV.L @(d:16,ERs),ERd	3				2	
	MOV.L @(d:32,ERs),ERd	5				2	
	MOV.L @ERs+,ERd	2				2	1
	MOV.L @aa:16,ERd	3				2	
	MOV.L @aa:32,ERd	4				2	
	MOV.L ERs,@ERd	2				2	
	MOV.L ERs,@(d:16,ERd)	3				2	
	MOV.L ERs,@(d:32,ERd)	5				2	
	MOV.L ERs,@-ERd	2				2	1
	MOV.L ERs,@aa:16	3				2	
	MOV.L ERs,@aa:32	4				2	
MOVFPE	MOVFPE @:aa:16,Rd	Can not be u	used in the	H8S/2237 Se	ries and H	8S/2227 S	Series
MOVTPE	MOVTPE Rs,@:aa:16	_					
MULXS	MULXS.B Rs,Rd	2					11
	MULXS.W Rs,ERd	2					19
MULXU	MULXU.B Rs,Rd	1					11
	MULXU.W Rs,ERd	1					19
NEG	NEG.B Rd	1					
	NEG.W Rd	1					
	NEG.L ERd	1					
NOP	NOP	1					
NOT	NOT.B Rd	1					
	NOT.W Rd	1					
	NOT.L ERd	1					

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	К	L	М	Ν
OR	OR.B #xx:8,Rd	1					
	OR.B Rs,Rd	1					
	OR.W #xx:16,Rd	2					
	OR.W Rs,Rd	1					
	OR.L #xx:32,ERd	3					
	OR.L ERs,ERd	2					
ORC	ORC #xx:8,CCR	1					
	ORC #xx:8,EXR	2					
POP	POP.W Rn	1				1	1
	POP.L ERn	2				2	1
PUSH	PUSH.W Rn	1				1	1
	PUSH.L ERn	2				2	1
ROTL	ROTL.B Rd	1					
	ROTL.B #2,Rd	1					
	ROTL.W Rd	1					
	ROTL.W #2,Rd	1					
	ROTL.L ERd	1					
	ROTL.L #2,ERd	1					
ROTR	ROTR.B Rd	1					
	ROTR.B #2,Rd	1					
	ROTR.W Rd	1					
	ROTR.W #2,Rd	1					
	ROTR.L ERd	1					
	ROTR.L #2,ERd	1					
ROTXL	ROTXL.B Rd	1					
	ROTXL.B #2,Rd	1					
	ROTXL.W Rd	1					
	ROTXL.W #2,Rd	1					
	ROTXL.L ERd	1					
	ROTXL.L #2,ERd	1					

RTS RTS 2 2 1 SHAL SHAL.B Rd 1			Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
ROTXR.B #2,Rd 1 ROTXR.W Rd 1 ROTXR.W #2,Rd 1 ROTXR.L ERd 1 ROTXR.L #2,ERd 1 RTE RTE 2 2/3*1 1 RTS RTS 2 2 1 SHALB Rd 1 1 1 1 SHAL SHALB Rd 1 1 1 SHALW #2,Rd 1 1 1 1 SHALW #2,Rd 1 1 1 1 SHALW #2,Rd 1 1 1 1 1 SHALW #2,Rd 1	Instruction	Mnemonic	I	J	К	L	М	Ν
ROTXR.W Rd 1 ROTXR.W #2,Rd 1 ROTXR.L ERd 1 RTE RTE 2 2/3*1 1 RTS RTE 2 2 1 SHAL RTS 2 2 1 SHAL SHAL RTS 2 2 1 SHAL SHAL RTS 2 2 1 SHAL SHAL 1 1 1 1 SHAL SHAL 1 1 1 1 1 SHAL SHAL 1 </td <td>ROTXR</td> <td>ROTXR.B Rd</td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td>	ROTXR	ROTXR.B Rd	1					
ROTXR.W #2,Rd 1 ROTXR.L #2,ERd 1 RTE RTE 2/3*1 1 RTS RTS 2 1 SHAL SHAL.B Rd 1 1 SHAL SHAL.B #2,Rd 1 1 SHAL SHAL.B #2,Rd 1 1 SHAL.W #2,Rd 1 1 1 SHAL.B #2,Rd 1 1 1 SHAL.B #2,Rd 1 1 1 SHAR.W #2,Rd 1 1 1 SHAR.W #2,Rd 1 1 1 SHAR.W #2,Rd 1 1 1 SHAR.W #2,Rd 1 1 1 SHAR.W #2,Rd 1 1 1 SHAR.U #2,Rd 1 1 1 SHLL #2,ERd 1 1 1 SHLL #2,ERd 1 1 1 SHLL #2,ERd 1 1 1 SHLL #2,ERd 1 1 1 <		ROTXR.B #2,Rd	1					
ROTXR.L ERd ROTXR.L #2,ERd 1 RTE RTE 2 2/3*1 1 RTS RTS 2 2 1 SHAL SHAL.B Rd 1 1 1 SHAL SHAL.B #2,Rd 1 1 1 SHAL.W Rd 1 1 1 1 SHAL.L ERd 1 1 1 1 1 SHAL.B #2,Rd 1		ROTXR.W Rd	1					
ROTXR.L #2,ERd 1 RTE RTE 2 2/3*1 1 RTS RTS 2 2 1 RTS RTS 2 2 1 RTS SHAL B Rd 1 1 1 SHAL RTS 1 1 1 SHAL B #2,Rd 1 1 1 1 SHAL W Rd 1 </td <td></td> <td>ROTXR.W #2,Rd</td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td>		ROTXR.W #2,Rd	1					
RTE RTE 2 2/3*1 1 RTS RTS 2 2 1 SHAL SHAL.B Rd 1 1 1 SHAL #2,Rd 1 1 1 SHAL W Rd 1 1 1 1 SHAL W Rd 1 1 1 1 SHAL E #2,Rd 1 1 1 1 SHAL L #2,ERd 1 <		ROTXR.L ERd	1					
RTS RTS 2 2 1 SHAL SHAL.B Rd 1		ROTXR.L #2,ERd	1					
SHAL SHALB Rd 1 SHAL SHALB #2,Rd 1 SHAL W Rd 1 SHAL W Rd 1 SHAL W Rd 1 SHAL W Rd 1 SHAL ERd 1 SHAL SHAR 1 SHAR SHAR 1 SHAR SHAR 1 SHAR SHAR 1 SHAR SHAR 1 SHAR SHAR 1 SHAR SHAR 1 SHAR SHAR 1 SHAR SHAR 1 SHAR SHAR 1 SHL SHAR 1 SHL W Rd 1 SHL W Rd 1 SHL W Rd 1 SHL W Rd 1 SHL W Rd 1 SHL SHAR 1 SHL SHAR 1	RTE	RTE	2		2/3* ¹			1
SHAL.B #2,Rd 1 SHAL.W Rd 1 SHAL.W #2,Rd 1 SHAL.L ERd 1 SHAR SHAL.L #2,ERd SHAR SHAR.B #2,Rd SHAR.W #2,Rd 1 SHAR.W #2,Rd 1 SHAR.W #2,Rd 1 SHAR.W #2,Rd 1 SHAR.W #2,Rd 1 SHAR.W #2,Rd 1 SHAR.L ERd 1 SHAR.L ERd 1 SHL.B Rd 1 SHLL.B Rd 1 SHLL.W Rd, 1 SHLL.W Rd, 1 SHLL.W Rd, 1 SHLL.W Rd, 1 SHLL.L ERd, 1 SHLL.L ERd, 1 SHLL.L ERd, 1 SHLR, B #2,Rd, 1 SHLR,W Rd, 1 SHLR,W Rd, 1 SHLR,W Rd, 1 SHLR,W Rd, 1 SHLR,W Rd, 1 SHLR,W Rd, 1 SHLR,W Rd, <td>RTS</td> <td>RTS</td> <td>2</td> <td></td> <td>2</td> <td></td> <td></td> <td>1</td>	RTS	RTS	2		2			1
SHAL.W Rd 1 SHAL.W #2,Rd 1 SHAL.L ERd 1 SHAL.L #2,ERd 1 SHAR SHAR.B Rd SHAR.W Rd 1 SHAR.W Rd 1 SHAR.W #2,Rd 1 SHAR.W #2,Rd 1 SHAR.W #2,Rd 1 SHAR.L ERd 1 SHAL.L #2,ERd 1 SHLL.B Rd 1 SHLL.B Rd 1 SHLL.W Rd 1 SHLL.W Rd 1 SHLL.W Rd 1 SHLL.W Rd 1 SHLL.W Rd 1 SHLL.L ERd 1 SHLL.L ERd 1 SHLL.L ERd 1 SHLL.W #2,Rd 1 SHLR B #2,Rd 1 SHLR.W Rd 1 SHLR.W Rd 1 SHLR.W Rd 1 SHLR.W Rd 1 SHLR.W Rd 1 SHLR.W Rd 1 SHLR.W Rd 1 <	SHAL	SHAL.B Rd	1					
SHAL.W #2,Rd 1 SHAL.L ERd 1 SHAL.L #2,ERd 1 SHAR SHAR.B Rd SHAR.B #2,Rd 1 SHAR.W Rd 1 SHAR.W #2,Rd 1 SHAR.W #2,Rd 1 SHAR.L ERd 1 SHAR.L #2,ERd 1 SHAR.L #2,ERd 1 SHLL #2,ERd 1 SHLL #2,ERd 1 SHLL #2,ERd 1 SHLL #2,ERd 1 SHLL #2,ERd 1 SHLL #2,ERd 1 SHLL #2,ERd 1 SHLL #2,ERd 1 SHLL #2,ERd 1 SHLL #2,ERd 1 SHLR #2,Rd 1 SHLR #2,Rd 1 SHLR #2,Rd 1 SHLR #2,Rd 1 SHLR #2,Rd 1 SHLL #2,ERd 1 SHLR #2,Rd 1 SHLR #2,Rd 1 SHLR #2,Rd 1 SHLR #2,ERd <td></td> <td>SHAL.B #2,Rd</td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td>		SHAL.B #2,Rd	1					
SHALL ERd 1 SHAL #2,ERd 1 SHAR SHAR.B Rd 1 SHAR.B #2,Rd 1 1 SHAR.W #2,Rd 1 1 SHAR.L #2,ERd 1 1 SHAR.L ERd 1 1 SHAR.L #2,ERd 1 1 SHLL SHAR.U #2,Rd 1 SHLL #2,ERd 1 1 SHLL W #2,Rd 1 1 SHLL W #2,Rd 1 1 SHLL ERd 1 1 SHLL #2,ERd 1 1 SHLL W #2,Rd 1 1 SHLL #2,ERd 1 1 SHLR B Rd 1 1 SHLR B #2,Rd 1 1 SHLR B #2,Rd 1 1 SHLR W #2,Rd 1 1 SHLR.W #2,Rd 1 1 SHLR.W #2,Rd 1 1 SHLR.W #2,Rd 1 1 SHLR.W #2,Rd 1 1 <		SHAL.W Rd	1					
SHALL #2,ERd 1 SHAR SHAR.B Rd 1 SHAR.B #2,Rd 1 SHAR.W Rd 1 SHAR.W Rd 1 SHAR.W #2,Rd 1 SHAR.L ERd 1 SHAR.L #2,ERd 1 SHALL #2,ERd 1 SHAR.U #2,Rd 1 SHLL SHLL.B Rd 1 SHLU SHLL.B #2,Rd 1 SHLL W Rd 1 SHLU W Rd 1 SHLU W Rd 1 SHLL & #2,Rd 1 SHLL & ERd 1 SHLU W Rd 1 SHLL & #2,Rd 1 SHLL & ERd 1 SHLU W Rd 1 SHLR SHLR.B #2,Rd 1 SHLR W Rd 1 SHLR W Rd 1 SHLR.W Rd 1 SHLR.W #2,Rd 1 SHLR.U #2,ERd 1 SHLR.L ERd 1 SHLR.L ERd 1 SHLR.L ERd 1 SHLR.L ERL #2,ERD 1		SHAL.W #2,Rd	1					
SHAR. SHAR.B Rd 1 SHAR.B #2,Rd 1 SHAR.W Rd 1 SHAR.W Rd 1 SHAR.W Rd 1 SHAR.W #2,Rd 1 SHAR.L #2,ERd 1 SHAR.L #2,ERd 1 SHLL SHLL.B Rd 1 SHLL.W Rd 1 SHLL.W Rd 1 SHLL.W Rd 1 SHLL.L ERd 1 SHLL.L ERd 1 SHLL.L #2,ERd 1 SHLR, W R2,Rd 1 SHLR, W R2,Rd 1 SHLR, W Rd 1 SHLR, W Rd 1 SHLR, W Rd 1 SHLR, W Rd 1 SHLR, W R2,Rd 1 SHLR, W #2,Rd 1 SHLR, L ERd 1 SHLR, L ERd 1 SHLR, L ERG 1		SHAL.L ERd	1					
SHAR.B #2,Rd 1 SHAR.W Rd 1 SHAR.W #2,Rd 1 SHAR.L ERd 1 SHAR.L #2,ERd 1 SHL SHAR.L #2,ERd SHL B Rd SHL.B Rd 1 SHLL.W Rd 1 SHLL.W Rd 1 SHLL.L ERd 1 SHLL.L #2,ERd 1 SHLL.W #2,Rd 1 SHLL.L #2,ERd 1 SHLL.W #2,Rd 1 SHLL.W #2,Rd 1 SHLL.W #2,Rd 1 SHLR.W #2,Rd 1 SHLR.W #2,Rd 1 SHLR.W #2,Rd 1 SHLR.W Rd 1 SHLR.W Rd 1 SHLR.W #2,Rd 1 SHLR.L #2,ERd 1 SHLR.L ERd 1 SHLR.L #2,ERd 1		SHAL.L #2,ERd	1					
SHAR.W Rd 1 SHAR.W #2,Rd 1 SHAR.L ERd 1 SHAR.L #2,ERd 1 SHLL SHL.B Rd SHLL.B #2,Rd 1 SHLL.W Rd 1 SHLL.W Rd 1 SHLL.W #2,Rd 1 SHLL.W #2,Rd 1 SHLL.W #2,Rd 1 SHLL.W #2,Rd 1 SHLL.W #2,Rd 1 SHLL.W #2,Rd 1 SHLR.W #2,Rd 1 SHLR.W #2,Rd 1 SHLR.W #2,Rd 1 SHLR.W #2,Rd 1 SHLR.W #2,Rd 1 SHLR.W #2,Rd 1 SHLR.W #2,Rd 1 SHLR.W #2,Rd 1 SHLR.L ERd 1 SHLR.L ERd 1 SHLR.L #2,ERd 1	SHAR	SHAR.B Rd	1					
SHAR.W #2,Rd 1 SHAR.L ERd 1 SHAR.L #2,ERd 1 SHLL SHLL.B Rd 1 SHLL.B #2,Rd 1 SHLL.W Rd 1 SHLL.W #2,Rd 1 SHLL.W #2,Rd 1 SHLL.L ERd 1 SHLL.L #2,ERd 1 SHLR.W #2,Rd 1 SHLL.W #2,Rd 1 SHLL.W #2,Rd 1 SHLR.W #2,Rd 1 SHLR.W #2,Rd 1 SHLR.W #2,Rd 1 SHLR.W #2,Rd 1 SHLR.W #2,Rd 1 SHLR.W #2,Rd 1 SHLR.W #2,Rd 1 SHLR.L ERd 1 SHLR.L ERd 1 SHLR.L #2,ERd 1		SHAR.B #2,Rd	1					
SHAR.L ERd 1 SHAR.L #2,ERd 1 SHLL SHLL.B Rd 1 SHLL.B #2,Rd 1 SHLL.W Rd 1 SHLL.W #2,Rd 1 SHLL.L ERd 1 SHLL.L #2,ERd 1 SHLL.W #2,Rd 1 SHLL.L #2,ERd 1 SHLR.W #2,Rd 1 SHLR.W Rd 1 SHLR.W Rd 1 SHLR.W Rd 1 SHLR.W Rd 1 SHLR.W Rd 1 SHLR.W Rd 1 SHLR.W Rd 1 SHLR.W #2,Rd 1 SHLR.L ERd 1 SHLR.L ERd 1 SHLR.L #2,ERd 1		SHAR.W Rd	1					
SHAR.L #2,ERd 1 SHLL SHLL.B Rd 1 SHLL.B #2,Rd 1 SHLL.W Rd SHLL.W Rd 1 SHLL.W #2,Rd SHLL.L ERd 1 SHLL.L ERd SHLL.L #2,ERd 1 SHLL.W #2,Rd SHLR SHLR.B Rd 1 SHLR.W Rd 1 SHLR.W Rd SHLR.B #2,Rd 1 SHLR.W Rd SHLR.W Rd 1 SHLR.W Rd SHLR.W Rd 1 SHLR.W Rd SHLR.W #2,Rd 1 SHLR.W #2,Rd SHLR.L ERd 1 SHLR.L ERd SHLR.L ERd 1 SHLR.L #2,ERd		SHAR.W #2,Rd	1					
SHLL SHLL.B Rd 1 SHLL.B #2,Rd 1 SHLL.W Rd 1 SHLL.W #2,Rd 1 SHLL.L ERd 1 SHLL.L #2,ERd 1 SHLR SHLR.B Rd SHLR.B #2,Rd 1 SHLR.B #2,Rd 1 SHLR.B Kd 1 SHLR.B #2,Rd 1 SHLR.B #2,Rd 1 SHLR.W Rd 1 SHLR.W #2,Rd 1 SHLR.W #2,Rd 1 SHLR.L ERd 1 SHLR.L ERd 1 SHLR.L ERd 1 SHLR.L #2,ERd 1		SHAR.L ERd	1					
SHLL.B #2,Rd 1 SHLL.W Rd 1 SHLL.W #2,Rd 1 SHLL.L ERd 1 SHLL.L #2,ERd 1 SHLR SHLR.B Rd SHLR.W #2,Rd 1 SHLR.B #2,Rd 1 SHLR.B #2,Rd 1 SHLR.B #2,Rd 1 SHLR.W Rd 1 SHLR.W #2,Rd 1 SHLR.L ERd 1 SHLR.L ERd 1 SHLR.L #2,ERd 1		SHAR.L #2,ERd	1					
SHLL.W Rd 1 SHLL.W #2,Rd 1 SHLL.L ERd 1 SHLL. #2,ERd 1 SHLR SHLR.B Rd SHLR.W Rd 1 SHLR.W Rd 1 SHLR.W Rd 1 SHLR.W Rd 1 SHLR.W #2,Rd 1 SHLR.W Rd 1 SHLR.L ERd 1 SHLR.L ERd 1	SHLL	SHLL.B Rd	1					
SHLL.W #2,Rd 1 SHLL.L ERd 1 SHLL.L #2,ERd 1 SHLR SHLR.B Rd SHLR.B #2,Rd 1 SHLR.W Rd 1 SHLR.W #2,Rd 1 SHLR.W Rd 1 SHLR.W #2,Rd 1 SHLR.W #2,Rd 1 SHLR.L ERd 1 SHLR.L ERd 1 SHLR.L #2,ERd 1		SHLL.B #2,Rd	1					
SHLLL ERd 1 SHLL.L #2,ERd 1 SHLR SHLR.B Rd 1 SHLR.B #2,Rd 1 1 SHLR.W Rd 1 1 SHLR.W #2,Rd 1 1 SHLR.W #2,Rd 1 1 SHLR.L ERd 1 1 SHLR.L ERd 1 1		SHLL.W Rd	1					
SHLL.L #2,ERd 1 SHLR SHLR.B Rd 1 SHLR.B #2,Rd 1 1 SHLR.W Rd 1 1 SHLR.W #2,Rd 1 1 SHLR.L ERd 1 1 SHLR.L ERd 1 1		SHLL.W #2,Rd	1					
SHLR SHLR.B Rd 1 SHLR.B #2,Rd 1 SHLR.W Rd 1 SHLR.W #2,Rd 1 SHLR.L ERd 1 SHLR.L #2,ERd 1		SHLL.L ERd	1					
SHLR.B #2,Rd 1 SHLR.W Rd 1 SHLR.W #2,Rd 1 SHLR.L ERd 1 SHLR.L #2,ERd 1		SHLL.L #2,ERd	1					
SHLR.W Rd 1 SHLR.W #2,Rd 1 SHLR.L ERd 1 SHLR.L #2,ERd 1	SHLR	SHLR.B Rd	1					
SHLR.W #2,Rd1SHLR.L ERd1SHLR.L #2,ERd1		SHLR.B #2,Rd	1					
SHLR.L ERd1SHLR.L #2,ERd1		SHLR.W Rd	1					
SHLR.L #2,ERd 1		SHLR.W #2,Rd	1					
		SHLR.L ERd	1					
SLEEP 1 1		SHLR.L #2,ERd	1					
	SLEEP	SLEEP	1					1

696

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	К	L	М	Ν
STC	STC.B CCR,Rd	1					
	STC.B EXR,Rd	1					
	STC.W CCR,@ERd	2				1	
	STC.W EXR,@ERd	2				1	
	STC.W CCR,@(d:16,ERd)	3				1	
	STC.W EXR,@(d:16,ERd)	3				1	
	STC.W CCR,@(d:32,ERd)	5				1	
	STC.W EXR,@(d:32,ERd)	5				1	
	STC.W CCR,@-ERd	2				1	1
	STC.W EXR,@-ERd	2				1	1
	STC.W CCR,@aa:16	3				1	
	STC.W EXR,@aa:16	3				1	
	STC.W CCR,@aa:32	4				1	
	STC.W EXR,@aa:32	4				1	
STM	STM.L (ERn-ERn+1), @-SP	2		4			1
	STM.L (ERn-ERn+2), @-SP	2		6			1
	STM.L (ERn-ERn+3), @-SP	2		8			1
STMAC	STMAC MACH, ERd	Cannot be u	sed in the H	18S/2237 Sei	ies and H	3S/2227 S	eries
	STMAC MACL, ERd						
SUB	SUB.B Rs,Rd	1					
	SUB.W #xx:16,Rd	2					
	SUB.W Rs,Rd	1					
	SUB.L #xx:32,ERd	3					
	SUB.L ERs,ERd	1					
SUBS	SUBS #1/2/4,ERd	1					
SUBX	SUBX #xx:8,Rd	1					
	SUBX Rs,Rd	1					
TAS	TAS @ERd	2			2		
TRAPA	TRAPA #x:2	2	2	2/3* ¹			2

		Instruction Fetch	Branch Address Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	К	L	М	Ν
XOR	XOR.B #xx:8,Rd	1					
	XOR.B Rs,Rd	1					
	XOR.W #xx:16,Rd	2					
	XOR.W Rs,Rd	1					
	XOR.L #xx:32,ERd	3					
	XOR.L ERs,ERd	2					
XORC	XORC #xx:8,CCR	1					
	XORC #xx:8,EXR	2					


Notes: 1. 2 when EXR is invalid, 3 when EXR is valid.

2. When n bytes of data are transferred.

A.5 Bus States During Instruction Execution

Table A-6 indicates the types of cycles that occur during instruction execution by the CPU. See table A-4 for the number of states per cycle.

How to Read the Table:



Legend

R:B	Byte-size read
R:W	Word-size read
W:B	Byte-size write
W:W	Word-size write
:M	Transfer of the bus is not performed immediately after this cycle
2nd	Address of 2nd word (3rd and 4th bytes)
3rd	Address of 3rd word (5th and 6th bytes)
4th	Address of 4th word (7th and 8th bytes)
5th	Address of 5th word (9th and 10th bytes)
NEXT	Address of next instruction
EA	Effective address
VEC	Vector address

Figure A-1 shows timing waveforms for the address bus and the $\overline{\text{RD}}$, $\overline{\text{HWR}}$, and $\overline{\text{LWR}}$ signals during execution of the above instruction with an 8-bit bus, using three-state access with no wait states.




Figure A-1 Address Bus, RD, HWR, and LWR Timing (8-Bit Bus, Three-State Access, No Wait States)

Table A-6 Instruction Execution Cycles	ion Execution	n Cycles							
Instruction	-	7	ю	4	5	9	7	8	6
ADD.B #xx:8,Rd	R:W NEXT								
ADD.B Rs,Rd	R:W NEXT								
ADD.W #xx:16,Rd	R:W 2nd	R:W NEXT							
ADD.W Rs,Rd	R:W NEXT								
ADD.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
ADD.L ERS, ERd	R:W NEXT								
ADDS #1/2/4,ERd	R:W NEXT								
ADDX #xx:8,Rd	R:W NEXT								
ADDX Rs,Rd	R:W NEXT								
AND.B #xx:8,Rd	R:W NEXT								
AND.B Rs,Rd	R:W NEXT								
AND.W #xx:16,Rd	R:W 2nd	R:W NEXT							
AND.W Rs,Rd	R:W NEXT								
AND.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
AND.L ERS, ERd	R:W 2nd	R:W NEXT							
ANDC #xx:8,CCR	R:W NEXT								
ANDC #xx:8,EXR	R:W 2nd	R:W NEXT							
BAND #xx:3,Rd	R:W NEXT								
BAND #xx:3, @ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BAND #xx:3, @aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BAND #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BAND #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BRA d:8 (BT d:8)	R:W NEXT	R:W EA							
BRN d:8 (BF d:8)	R:W NEXT	R:W EA							
BHI d:8	R:W NEXT	R:W EA							
BLS d:8	R:W NEXT	R:W EA							
BCC d:8 (BHS d:8)	R:W NEXT	R:W EA							
BCS d:8 (BLO d:8)	R:W NEXT	R:W EA							
BNE d:8	R:W NEXT	R:W EA							
BEQ d:8	R:W NEXT	R:W EA							
BVC d:8	R:W NEXT	R:W EA							
BVS d:8	R:W NEXT	R:W EA							
BPL d:8	R:W NEXT	R:W EA							
BMI d:8	R:W NEXT	R:W EA							
BGE d:8	R:W NEXT	R:W EA							
BLT d:8	R:W NEXT	R:W EA							
BGT d:8	R:W NEXT	R:W EA							

-	
7	N N
;	illon (
F	Execu
•	uction
	Instru
	0
E	I able /

			()						
Instruction	1	2	e	4	5	9	7	8	6
BLE d:8	R:W NEXT	R:W EA							
BRA d:16 (BT d:16)	R:W 2nd	Internal operation, 1 state	R:W EA						
BRN d:16 (BF d:16)	R:W 2nd	Internal operation, 1 state	R:W EA						
BHI d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BLS d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BCC d:16 (BHS d:16)	R:W 2nd	operation,	R:W EA						
BCS d:16 (BLO d:16)	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BNE d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BEQ d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BVC d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BVS d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BPL d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BMI d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BGE d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BLT d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BGT d:16	R:W 2nd	Internal operation, 1 state	R:W EA						
BLE d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BCLR #xx:3,Rd	R:W NEXT								
BCLR #xx:3, @ERd	R:W 2nd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA					
BCLR #xx:3, @aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA					
BCLR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA				

Table A-6 Instruction Execution Cycles (cont)

Instruction	-	2	3	4	5	9	7	8	6
BCLR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT W:B EA	W:B EA			
BCLR Rn,Rd	R:W NEXT								
BCLR Rn, @ERd	R:W 2nd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA					
BCLR Rn, @aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA					
BCLR Rn, @aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BCLR Rn, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BIAND #xx:3,Rd	R:W NEXT								
BIAND #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BIAND #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BIAND #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BIAND #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BILD #xx:3,Rd	R:W NEXT								
BILD #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BILD #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BILD #xx:3,@aa:16	R:W 2nd	R:W 3rd		R:W:M NEXT					
BILD #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BIOR #xx:3,Rd	R:W NEXT								
BIOR #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BIOR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BIOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BIOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BIST #xx:3,Rd	R:W NEXT								
BIST #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA					
BIST #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA					
BIST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA				
BIST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT W:B EA	W:B EA			
BIXOR #xx:3,Rd	R:W NEXT								
BIXOR #xx:3, @ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BIXOR #xx:3, @aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BIXOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BIXOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BLD #xx:3,Rd	R:W NEXT								
BLD #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BLD #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BLD #xx:3,@aa:16	R:W 2nd	R:W 3rd		R:W:M NEXT					
BLD #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BNOT #xx:3,Rd	R:W NEXT								

ont)
es (ci
Cycl
cution
1 Exec
uctior
Instru
A-6
Table

Instruction	-	2	3	4	5	6	7	8	9
BNOT #xx:3, @ERd	R:W 2nd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA					
BNOT #xx:3, @aa:8	R:W 2nd	A	R:W:M NEXT W:B EA	W:B EA					
BNOT #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA				
BNOT #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BNOT Rn,Rd	R:W NEXT								
BNOT Rn, @ERd	R:W 2nd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA					
BNOT Rn, @aa:8	R:W 2nd	4	R:W:M NEXT W:B EA	W:B EA					
BNOT Rn,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA				
BNOT Rn, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BOR #xx:3,Rd	R:W NEXT								
BOR #xx:3, @ERd	R:W 2nd	R:B EA	R:W:M NEXT						
BOR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT						
BOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT					
BOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT				
BSET #xx:3,Rd	R:W NEXT								
BSET #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BSET #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA					
BSET #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA				
BSET #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BSET Rn,Rd	R:W NEXT								
BSET Rn,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA					
BSET Rn,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA					
BSET Rn,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BSET Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BSR d:8	R:W NEXT	R:W EA	W:W:M stack (H) W:W stack (L)	W:W stack (L)					
BSR d:16	R:W 2nd	Internal operation,	R:W EA	W:W:M stack (H) W:W stack (L)	W:W stack (L)				
		1 state							
BST #xx:3,Rd	R:W NEXT								
BST #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BST #xx:3,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA					
BST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA				
BST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA			
BTST #xx:3,Rd	R:W NEXT								
BTST #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT						

(cont)
Cycles
cution
I Exe
truction
Inst
A-6
ble

1 2 R:W 2nd R:B EA
R:W 3rd
R:W 3rd
R:B EA
R:B EA
R:W 3rd
R:W 3rd
R:B EA
R:W 3rd R:W 4th
Cannot be used in the H8S/2237 Series and H8S/2227 Series
R:W NEXT
R:W 3rd R:W NEXT
R:W NEXT Internal operation, 11 states
R:W NEXT Internal operation, 19 states
Internal operation, 11 states
Internal operation, 19 states
R:B EAs ^{*1} R:B EAd ^{*1}

6																															
8																															
7																															
9								R:WEA									R:W EA	R:W EA													
5					R:W EA		W:W stack (L)	W:W stack (L)									R:W NEXT	R:W NEXT						R:W EA	R:W EA	R:W stack (L)*3		R:W stack (L) ^{*3}	R:W stack (L) ^{*3}		
4					Internal operation, R:W EA	W:W stack (L)	W:W:M stack (H) W:W stack (L)	W:W:M stack (H) W:W stack (L)							R:W EA	R:W EA	R:W 5th	R:W 5th	R:W EA		R:W EA	R:W EA	R:W EA	R:W NEXT	R:W NEXT	R:W:M stack (H)*3		R:W:M stack (H)*3	R:W:M stack (H)*3	227 Series	
3				R:W EA	R:W aa:8	W:W:M stack (H) W:W stack (L)	-	R:W aa:8					R:W EA	R:W EA	R:W NEXT	хT	R:W 4th	R:W 4th	Internal operation, R:W EA	1 state	Internal operation, R:W EA 1 state	R:W NEXT	Т	R:W 4th	R:W 4th	Internal operation, R:W:M stack (H) *3 R:W stack (L) *3	1 state	Internal operation, R:W:M stack (H)*3 R:W stack (L)*3 1 state	Internal operation, R:W:M stack (H)*3 R:W stack (L)*3	eries and H8S/	
2			R:W EA	Internal operation, 1 state	R:W:M aa:8	R:W EA	Internal operation, R:W EA 1 state	d aa:8		R:W NEXT			R:W NEXT	R:W NEXT	R:W 3rd	R:W 3rd	R:W 3rd	R:W 3rd	R:W NEXT		R:W NEXT	R:W 3rd	R:W 3rd	R:W 3rd	R:W 3rd	R:W:M NEXT		R:W NEXT	R:W NEXT	Cannot be used in the H8S/2237 Series and H8S/227 Series	
	R:W NEXT	R:W NEXT	R:W NEXT		R:W NEXT	R:W NEXT		R:W NEXT	R:W NEXT	R:W 2nd	R:W NEXT	R:W NEXT	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd		R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd		R:W 2nd	R:W 2nd	Cannot be used	
Instruction	INC.W #1/2,Rd	INC.L #1/2,ERd	JMP @ERn	JMP @aa:24	JMP @@aa:8	JSR @ERn	JSR @aa:24	JSR @@aa:8	LDC #xx:8,CCR	LDC #xx:8,EXR	LDC Rs,CCR	LDC Rs, EXR	LDC @ERs,CCR	LDC @ERs,EXR	LDC @(d:16,ERs),CCR	LDC @(d:16,ERs),EXR	LDC @(d:32,ERs),CCR	LDC @(d:32,ERs),EXR	LDC @ERs+,CCR		LDC @ERs+,EXR	LDC @aa:16,CCR	LDC @aa:16,EXR	LDC @aa:32,CCR	LDC @aa:32,EXR	LDM.L @SP+,	(ERn-ERn+1)	LDM.L @SP+,(ERn-ERn+2)	LDM.L @SP+,(ERn-ERn+3)	LDMAC ERS.MACH	

1 able A-0 IIIstruction		LEXECUTION CYCLES (CONL)	(J)						
Instruction	-	2	ю	4	5	9	7	8	6
LDMAC ERS, MACL	Cannot be usec	Cannot be used in the H8S/2237 Series and H8S/2227 Series	Series and H8S	3/2227 Series					
MAC @ERn+,@ERm+									
MOV.B #xx:8,Rd	R:W NEXT								
MOV.B Rs,Rd	R:W NEXT								
MOV.B @ERs,Rd	R:W NEXT								
MOV.B @(d:16,ERs),Rd	R:W 2nd	R:W NEXT	R:B EA						
MOV.B @(d:32,ERs),Rd	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:B EA				
MOV.B @ERs+,Rd	R:W NEXT	Internal operation, R:B EA	R:B EA						
MOV.B @aa:8,Rd	R:W NEXT	R:B EA							
MOV.B @aa:16,Rd	R:W 2nd	R:W NEXT	R:B EA						
MOV.B @aa:32,Rd	R:W 2nd	R:W 3rd	R:W NEXT	R:B EA					
MOV.B Rs,@ERd	R:W NEXT	W:B EA							
MOV.B Rs, @(d:16, ERd)	R:W 2nd	R:W NEXT	W:B EA						
MOV.B Rs, @(d:32, ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:B EA				
MOV.B Rs, @-ERd	R:W NEXT	Internal operation, W:B EA	W:B EA						
		1 state							
MOV.B Rs,@aa:8	R:W NEXT	W:B EA							
MOV.B Rs,@aa:16	R:W 2nd	R:W NEXT	W:B EA						
MOV.B Rs,@aa:32	R:W 2nd	R:W 3rd	R:W NEXT	W:B EA					
MOV.W #xx:16,Rd	R:W 2nd	R:W NEXT							
MOV.W Rs,Rd	R:W NEXT								
MOV.W @ERs,Rd	R:W NEXT	R:W EA							
MOV.W @(d:16,ERs),Rd	R:W 2nd	R:W NEXT	R:W EA						
MOV.W @(d:32,ERs),Rd	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA				
MOV.W @ERs+, Rd	R:W NEXT	Internal operation, 1 state	R:W EA						
MOV.W @aa:16,Rd	R:W 2nd	EXT	R:W EA						
MOV.W @aa:32,Rd	R:W 2nd	R:W 3rd	R:W NEXT	R:B EA					
MOV.W Rs,@ERd	R:W NEXT	W:W EA							
MOV.W Rs,@(d:16,ERd)	R:W 2nd	R:W NEXT	W:W EA						
MOV.W Rs,@(d:32,ERd)	R:W 2nd	R:W 3rd	R:E 4th	R:W NEXT	W:W EA				
MOV.W Rs,@-ERd	R:W NEXT	Internal operation, W:W EA	W:W EA						
		1 state							
MOV.W Rs,@aa:16	R:W 2nd	R:W NEXT	W:W EA						
MOV.W Rs,@aa:32	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					

HITACHI

					,	,	,		
Instruction	-	7	3	4	G	٥	,	α	R
MOV.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
MOV.L ERS, ERd	R:W NEXT								
MOV.L @ERS,ERd	R:W 2nd	R:W:M NEXT	R:W:M EA	R:W EA+2					
MOV.L @(d:16,ERs),ERd	R:W 2nd	R:W:M 3rd	R:W NEXT	R:W:M EA	R:W EA+2				
MOV.L @(d:32,ERs),ERd	R:W 2nd	R:W:M 3rd	R:W:M 4th	R:W 5th	R:W NEXT	R:W:M EA	R:W EA+2		
MOV.L @ERs+,ERd	R:W 2nd	R:W:M NEXT	Internal operation, R:W:M EA	R:W:M EA	R:W EA+2				
MOV.L @aa:16,ERd	R:W 2nd	R:W:M 3rd	R:W NEXT	R:W:M EA	R:W EA+2				
MOV.L @aa:32,ERd	R:W 2nd	R:W:M 3rd	R:W 4th	R:W NEXT	R:W:M EA	R:W EA+2			
MOV.L ERs,@ERd	R:W 2nd	R:W:M NEXT	W:W:M EA	W:W EA+2					
MOV.L ERs, @(d:16, ERd)	R:W 2nd	R:W:M 3rd	R:W NEXT	W:W:M EA	W:W EA+2				
MOV.L ERs,@(d:32,ERd)	R:W 2nd	R:W:M 3rd	R:W:M 4th	R:W 5th	R:W NEXT	W:W:M EA	W:W EA+2		
MOV.L ERs, @-ERd	R:W 2nd	R:W:M NEXT	Internal operation, W:W:M EA	W:W:M EA	W:W EA+2				
			1 state						
MOV.L ERs,@aa:16	R:W 2nd	R:W:M 3rd	R:W NEXT	W:W:M EA	W:W EA+2				
MOV.L ERs,@aa:32	R:W 2nd	R:W:M 3rd	R:W 4th	R:W NEXT	W:W:M EA	W:W EA+2			
MOVFPE @aa:16,Rd	Cannot be use	Cannot be used in the H8S/2237 Series and H8S/2227 Series	37 Series and H	3S/2227 Series					
MOVTPE Rs,@aa:16									
MULXS.B Rs,Rd	R:W 2nd	R:W NEXT	Internal operation, 11 states	on, 11 states					
MULXS.W Rs,ERd	R:W 2nd	R:W NEXT	Internal operation, 19 states	on, 19 states					
MULXU.B Rs, Rd	R:W NEXT	Internal operation, 11 states	on, 11 states						
MULXU.W Rs,ERd	R:W NEXT	Internal operation, 19 states	on, 19 states						
NEG.B Rd	R:W NEXT								
NEG.W Rd	R:W NEXT								
NEG.L ERd	R:W NEXT								
NOP	R:W NEXT								
NOT.B Rd	R:W NEXT								
NOT.W Rd	R:W NEXT								
NOT.L ERd	R:W NEXT								
OR.B #xx:8,Rd	R:W NEXT								
OR.B Rs,Rd	R:W NEXT								
OR.W #xx:16,Rd	R:W 2nd	R:W NEXT							
OR.W Rs,Rd	R:W NEXT								
OR.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
OR.L ERS, ERd	R:W 2nd	R:W NEXT							
ORC #xx:8,CCR	R:W NEXT								
ORC #xx:8,EXR	R:W 2nd	R:W NEXT							

Table A-6 Instruction		Execution Cycles (cont)	lt)						
Instruction	-	7	ю	4	5	9	7	8	6
POP.W Rn	R:W NEXT	Internal operation, 1 state	R:W EA						
POP.L ERn	R:W 2nd	R:W:M NEXT	Internal operation, R:W:M EA 1 state	R:W:M EA	R:W EA+2				
PUSH.W Rn	R:W NEXT	Internal operation, W:W EA 1 state	W:W EA						
PUSH.L ERn	R:W 2nd	R:W:M NEXT	Internal operation, W:W:M EA 1 state	W:W:M EA	W:W EA+2				
ROTL.B Rd	R:W NEXT								
ROTL.B #2,Rd	R:W NEXT								
ROTL.W Rd	R:W NEXT								
ROTL.W #2,Rd	R:W NEXT								
ROTL.L ERd	R:W NEXT								
ROTL.L #2,ERd	R:W NEXT								
ROTR.B Rd	R:W NEXT								
ROTR.B #2,Rd	R:W NEXT								
ROTR.W Rd	R:W NEXT								
ROTR.W #2,Rd	R:W NEXT								
ROTR.L ERd	R:W NEXT								
ROTR.L #2,ERd	R:W NEXT								
ROTXL.B Rd	R:W NEXT								
ROTXL.B #2,Rd	R:W NEXT								
ROTXL.W Rd	R:W NEXT								
ROTXL.W #2,Rd	R:W NEXT								
ROTXL.L ERd	R:W NEXT								
ROTXL.L #2,ERd	R:W NEXT								
ROTXR.B Rd	R:W NEXT								
ROTXR.B #2,Rd	R:W NEXT								
ROTXR.W Rd	R:W NEXT								
ROTXR.W #2,Rd	R:W NEXT								
ROTXR.L ERd	R:W NEXT								
ROTXR.L #2,ERd	R:W NEXT								
RTE	R:W NEXT	R:W stack (EXR) R:W stack (H)	R:W stack (H)	R:W stack (L)	Internal operation, R:W*4 1 state	R:W ^{*4}			
RTS	R:W NEXT	R:W:M stack (H) R:W stack (L)		Internal operation, R:W*4 1 state	R:W ^{*4}				
SHAL.B Rd	R:W NEXT			- 01010					

HITACHI

Instruction	-	2	3	4	5	9	7	8	6
SHAL.B #2.Rd	R:W NEXT								
SHAL.W Rd	R:W NEXT								
SHAL.W #2,Rd	R:W NEXT								
SHAL.L ERd	R:W NEXT								
SHAL.L #2,ERd	R:W NEXT								
SHAR.B Rd	R:W NEXT								
SHAR.B #2,Rd	R:W NEXT								
SHAR.W Rd	R:W NEXT								
SHAR.W #2,Rd	R:W NEXT								
SHAR.L ERd	R:W NEXT								
SHAR.L #2,ERd	R:W NEXT								
SHLL.B Rd	R:W NEXT								
SHLL.B #2,Rd	R:W NEXT								
SHLL.W Rd	R:W NEXT								
SHLL.W #2,Rd	R:W NEXT								
SHLL.L ERd	R:W NEXT								
SHLL.L #2,ERd	R:W NEXT								
SHLR.B Rd	R:W NEXT								
SHLR.B #2,Rd	R:W NEXT								
SHLR.W Rd	R:W NEXT								
SHLR.W #2,Rd	R:W NEXT								
SHLR.L ERd	R:W NEXT								
SHLR.L #2,ERd	R:W NEXT								
SLEEP	R:W NEXT	Internal operation: M							
STC CCR,Rd	R:W NEXT								
STC EXR,Rd	R:W NEXT								
STC CCR,@ERd	R:W 2nd	R:W NEXT	W:W EA						
STC EXR,@ERd	R:W 2nd	R:W NEXT	W:W EA						
STC CCR, @ (d: 16, ERd)	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
STC EXR, @(d:16, ERd)	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
STC CCR,@(d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W EA			
STC EXR,@(d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W EA			
STC CCR,@-ERd	R:W 2nd	R:W NEXT	Internal operation, W:W EA	W:W EA					
			1 state						

(cont)
Cycles
Execution
uction E
6 Instr
Table A-

710

					-				
Instruction	1	2	3	4	5	6	7	8	6
STC EXR,@-ERd	R:W 2nd	R:W NEXT	Internal operation, W:W EA 1 state	W:W EA					
STC CCR,@aa:16	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
STC EXR,@aa:16	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA					
STC CCR,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA				
STC EXR,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA				
STM.L(ERn-ERn+1), @-SP	R:W 2nd	R:W:M NEXT	operation,	W:W:M stack (H)*3 W:W stack (L)*3	W:W stack (L)*3				
			I State	4	4				
STM.L(ERn-ERn+2),@-SP	R:W 2nd	R:W:M NEXT	Internal operation, 1 state	Internal operation, $W:W:M$ stack (H) ^{*3} W:W stack (L) ^{*3} 1 state	W:W stack (L)*3				
STM.L(ERn-ERn+3), @-SP	R:W 2nd	R:W:M NEXT	Internal operation,	Internal operation, W:W:M stack (H)*3 W:W stack (L)*3	W:W stack (L)*3				
			1 state						
STMAC MACH, ERd	Cannot be use	Cannot be used in the H8S/2237 Series and H8S/2227 Series	37 Series and I	H8S/2227 Serie	õ				
STMAC MACL, ERd									
SUB.B Rs,Rd	R:W NEXT								
SUB.W #xx:16,Rd	R:W 2nd	R:W NEXT							
SUB.W Rs,Rd	R:W NEXT								
SUB.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
SUB.L ERS, ERd	R:W NEXT								
SUBS #1/2/4,ERd	R:W NEXT								
SUBX #xx:8,Rd	R:W NEXT								
SUBX Rs,Rd	R:W NEXT								
TAS @ERd	R:W 2nd	R:W NEXT	R:B:M EA	W:B EA					
TRAPA #x:2	R:W NEXT	Internal operation, W:W stack (L)	W:W stack (L)	W:W stack (H)	W:W stack (EXR) R:W:M VEC		R:W VEC+2	Internal operation, R:W*	R:W*7
		1 state						1 state	
XOR.B #xx8,Rd	R:W NEXT								
XOR.B Rs,Rd	R:W NEXT								
XOR.W #xx:16,Rd	R:W 2nd	R:W NEXT							
XOR.W Rs,Rd	R:W NEXT								
XOR.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT						
XOR.L ERS, ERd	R:W 2nd	R:W NEXT							
XORC #xx:8,CCR	R:W NEXT								
XORC #xx:8,EXR	R:W 2nd	R:W NEXT							
Reset exception	R:W:M VEC	R:W VEC+2	Internal operation, R:W*5	R:W*5					
handling			1 state						

Table A-6 Instruction Execution Cycles (cont)	on Execution	n Cycles (cor	ıt)						
Instruction	-	2	e	4	5	9	7	ω	ი
Interrupt exception	R:W ^{*6}	Internal operation,	W:W stack (L)	W:W stack (H)	W:W stack (EXR)	R:W:M VEC	R:W VEC+2	nternal operation, W:W stack (L) W:W stack (H) W:W stack (EXR) R:W:M VEC R:W VEC+2 Internal operation, R:W*7	R:W*7
handling		1 state						1 state	
Notes: 1. EAs is the contents of ER5. EAd is the contents of ER6.	contents of ER	5. FAd is the a	ontents of ER6	č					
2. EAs is the contents of ERS. EAd is the contents of ER6. Both registers are incremented by 1 after execution of the instruction. n is the initial	contents of ER	5. EAd is the c	ontents of ER(5. Both registe	ers are increme	ented by 1 afte	r execution of	the instruction.	n is the initial
value of K4L o	L or k4. It n =	r K4. If n = 0. these bus cvcles are not executed.	vcles are not e	executed.					

Repeated two times to save or restore two registers, three times for three registers, or four times for four registers. Start address after return.

. ფ. 4. ფ. ფ.

Start address of the program. Prefetch address, equal to two plus the PC value pushed onto the stack. In recovery from sleep mode or software standby mode the read operation is replaced by an internal operation. Start address of the interrupt-handling routine.

۲.

A.6 Condition Code Modification

This section indicates the effect of each CPU instruction on the condition code. The notation used in the table is defined below.

m = (31 for longword operands
	15 for word operands
l	7 for byte operands
Si	The i-th bit of the source operand
Di	The i-th bit of the destination operand
Ri	The i-th bit of the result
Dn	The specified bit in the destination operand
	Not affected
\$	Modified according to the result of the instruction (see definition)
0	Always cleared to 0
1	Always set to 1
*	Undetermined (no guaranteed value)
Ζ'	Z flag before instruction execution
~	

C' C flag before instruction execution

Instruction	н	Ν	z	V	С	Definition
ADD	\$	¢	¢	€	€	$H = Sm-4 \cdot Dm-4 + Dm-4 \cdot \overline{Rm-4} + Sm-4 \cdot \overline{Rm-4}$
						N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
						$V = Sm \cdot Dm \cdot \overline{Rm} + \overline{Sm} \cdot \overline{Dm} \cdot Rm$
						$C = Sm \cdot Dm + Dm \cdot \overline{Rm} + Sm \cdot \overline{Rm}$
ADDS					—	
ADDX	\$	¢	¢	\$	€	$H = Sm-4 \cdot Dm-4 + Dm-4 \cdot \overline{Rm-4} + Sm-4 \cdot \overline{Rm-4}$
						N = Rm
						$Z = Z' \cdot \overline{Rm} \cdot \dots \cdot \overline{R0}$
						$V = Sm \cdot Dm \cdot \overline{Rm} + \overline{Sm} \cdot \overline{Dm} \cdot Rm$
						$C = Sm \cdot Dm + Dm \cdot \overline{Rm} + Sm \cdot \overline{Rm}$
AND	—	\$	\updownarrow	0	—	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
ANDC	\updownarrow	\$	\$	\$	\updownarrow	Stores the corresponding bits of the result.
						No flags change when the operand is EXR.
BAND					€	$C = C' \cdot Dn$
Bcc			—	—	_	
BCLR	—	—	—	—	_	
BIAND	_	_	_	—	€	$C = C' \cdot \overline{Dn}$
BILD	_	—	—	—	€	$C = \overline{Dn}$
BIOR	_	—	—	—	\$	$C = C' + \overline{Dn}$
BIST	_	_	_	_	_	
BIXOR					\$	$C = C' \cdot Dn + \overline{C'} \cdot \overline{Dn}$
BLD					\$	C = Dn
BNOT					_	
BOR				_	€	C = C' + Dn
BSET	_	_	_	_	_	
BSR			_	_		
BST				_		
BTST	_	_	¢	—	_	$Z = \overline{Dn}$
BXOR	_	_	_	_	€	$C = C' \cdot \overline{Dn} + \overline{C'} \cdot Dn$
CLRMAC						Cannot be used in the H8S/2237 Series and H8S/2227 Series

Table A-7 Condition Code Modification

714

Instruction	н	Ν	Ζ	v	С	Definition
CMP	€	\$	€	\$	\$	$H = Sm-4 \cdot \overline{Dm-4} + \overline{Dm-4} \cdot Rm-4 + Sm-4 \cdot Rm-4$
						N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
						$V = \overline{Sm} \cdot Dm \cdot \overline{Rm} + Sm \cdot \overline{Dm} \cdot Rm$
						$C = Sm \cdot \overline{Dm} + \overline{Dm} \cdot Rm + Sm \cdot Rm$
DAA	*	\updownarrow	\$	*	\$	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
						C: decimal arithmetic carry
DAS	*	€	¢	*	\$	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
						C: decimal arithmetic borrow
DEC	_	↕	€	\$	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						$V = Dm \cdot \overline{Rm}$
DIVXS	—	\updownarrow	\$	—	—	$N = Sm \cdot \overline{Dm} + \overline{Sm} \cdot Dm$
						$Z = \overline{Sm} \cdot \overline{Sm-1} \cdot \dots \cdot \overline{S0}$
DIVXU	—	\updownarrow	€	—	—	N = Sm
						$Z = \overline{Sm} \cdot \overline{Sm-1} \cdot \dots \cdot \overline{S0}$
EEPMOV	_	_		_		
EXTS	_	\updownarrow	\$	0		N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
EXTU	—	0	\updownarrow	0	—	$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
INC	_	€	\$	\$	—	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
_						$V = \overline{Dm} \cdot Rm$
JMP	_	_		—		
JSR	_	_		_	—	
LDC	¢	¢	\$	¢	¢	Stores the corresponding bits of the result.
						No flags change when the operand is EXR.
LDM	_	_	_	_	—	
LDMAC						Cannnot be used in the H8S/2237 Series and H8S/2227
MAC						Series

Table A-7	Condition Code Modification (cont)
	× ,

Instruction	н	Ν	z	v	С	Definition
MOV		\$	€	0		N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
MOVFPE						Can not be used in the H8S/2237 Series and H8S/2227
MOVTPE						Series
MULXS	_	\$	€			N = R2m
						$Z = \overline{R2m} \cdot \overline{R2m-1} \cdot \dots \cdot \overline{R0}$
MULXU	_	_				
NEG	\$	¢	\$	\updownarrow	¢	H = Dm-4 + Rm-4
						N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
						$V = Dm \cdot Rm$
						C = Dm + Rm
NOP		_	_	_		
NOT	_	\$	\$	0		N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
OR		¢	\updownarrow	0		N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
ORC	\updownarrow	¢	\updownarrow	\updownarrow	€	Stores the corresponding bits of the result.
						No flags change when the operand is EXR.
POP	_	\$	\$	0		N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
PUSH	_	€	€	0		N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
ROTL		€	\$	0	\$	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
						C = Dm (1-bit shift) or $C = Dm-1$ (2-bit shift)
ROTR	_	€	\$	0	¢	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
						C = D0 (1-bit shift) or $C = D1$ (2-bit shift)

Table A-7 Condition Code Modification (cont)

Instruction	н	Ν	Ζ	v	С	Definition
ROTXL	_	¢	€	0	€	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						C = Dm (1-bit shift) or C = Dm-1 (2-bit shift)
ROTXR	_	\$	\$	0	\$	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
						C = D0 (1-bit shift) or $C = D1$ (2-bit shift)
RTE	\$	\$	\$	\$	€	Stores the corresponding bits of the result.
RTS		_		_	_	
SHAL	_	¢	\$	¢	\$	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
						$V = \overline{Dm \cdot Dm - 1 + \overline{Dm} \cdot \overline{Dm - 1}} (1-bit shift)$
						$V = \overline{Dm \cdot Dm - 1 \cdot Dm - 2 \cdot \overline{Dm} \cdot \overline{Dm - 1} \cdot \overline{Dm - 2}}$ (2-bit shift)
						C = Dm (1-bit shift) or C = Dm-1 (2-bit shift)
SHAR	_	¢	\$	0	\$	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						C = D0 (1-bit shift) or $C = D1$ (2-bit shift)
SHLL	_	\$	\$	0	€	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
						C = Dm (1-bit shift) or $C = Dm-1$ (2-bit shift)
SHLR	_	0	€	0	€	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
						C = D0 (1-bit shift) or $C = D1$ (2-bit shift)
SLEEP	_	—	—	—	—	
STC	_		—	—	_	
STM	_	_	_	_	_	
STMAC						Cannot be used in the H8S/2237 Series and H8S/2227 Series

Table A-7 Condition Code Modification (cont)

Instruction	н	Ν	Ζ	۷	С	Definition
SUB	€	¢	¢	\$	\$	$H = Sm-4 \cdot \overline{Dm-4} + \overline{Dm-4} \cdot Rm-4 + Sm-4 \cdot Rm-4$
						N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \dots \cdot \overline{R0}$
						$V = \overline{Sm} \cdot Dm \cdot \overline{Rm} + Sm \cdot \overline{Dm} \cdot Rm$
						$C = Sm \cdot \overline{Dm} + \overline{Dm} \cdot Rm + Sm \cdot Rm$
SUBS						
SUBX	€	¢	€	\$	\$	$H = Sm-4 \cdot \overline{Dm-4} + \overline{Dm-4} \cdot Rm-4 + Sm-4 \cdot Rm-4$
						N = Rm
						$Z = Z' \cdot \overline{Rm} \cdot \dots \cdot \overline{R0}$
						$V = \overline{Sm} \cdot Dm \cdot \overline{Rm} + Sm \cdot \overline{Dm} \cdot Rm$
						$C = Sm \cdot \overline{Dm} + \overline{Dm} \cdot Rm + Sm \cdot Rm$
TAS	_	\$	\$	0	_	N = Dm
						$Z = \overline{Dm} \cdot \overline{Dm-1} \cdot \dots \cdot \overline{D0}$
TRAPA	_	_	_	_	_	
XOR	_	¢	\$	0		N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
XORC	\$	\$	¢	\$	\$	Stores the corresponding bits of the result.
						No flags change when the operand is EXR.

 Table A-7
 Condition Code Modification (cont)

Appendix B Internal I/O Register

B.1 Addresses

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'EBC0	MRA	SM1	SM0	DM1	DM0	MD1	MD0	DTS	Sz	DTC	16/32*
to H'EFBF	SAR									-	bit
	MRB	CHNE	DISEL	_	_	_	_	_	_	-	
	DAR									-	
	CRA									-	
	CRB									-	
H'FDAC	DADR0									D/A converter	8 bit
H'FDCD	DADR1									-	
H'FDAE	DACR	DAOE1	DAOE0	DAE	_	_	_	_	_	_	
H'FDD0	SMR3	C/A/GM*	² CHR	PE	O/E	STOP	MP	CKS1	CKS0	SCI3,	8 bit
H'FDD1	BRR3									Smart card	
H'FDD2	SCR3	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0		
H'FDD3	TDR3									_	
H'FDD4	SSR3	TDRE	RDRF	ORER	FER/ ERS* ³	PER	TEND	MPB	MPBT	_	
H'FDD5	RDR3									_	
H'FDD6	SCMR3	_			_	SDIR	SINV	_	SMIF		
H'FDE4	SBYCR	SSBY	STS2	STS1	STS0	OPE	—	—	—	Power-down state	8 bit
H'FDE5	SYSCR	_		INTM1	INTM0	NMIEG	MRESE	_	RAME	MCU	8 bit
H'FDE6	SCKCR	PSTOP	—	—	—	—	SCK2	SCK1	SCK0	Clock pulse generator	8 bit
H'FDE7	MDCR	_	_	_	_	_	MDS2	MDS1	MSD0	MCU	8 bit
H'FDE8	MSTPCRA	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA0	Power-down	8 bit
H'FDE9	MSTPCRB	MSTPB7	MSTPB6	MSTPB5	MSTPB4	MSTPB3	MSTPB2	MSTPB1	MSTPB0	state	
H'FDEA	MSTPCRC	MSTPC7	MSTPC6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	MSTPC0		

 Located in on-chip RAM. The bus width is 32 bits when the DTC accesses this area as regis information, and 16 bits otherwise.

2. Functions as C/\overline{A} for SCI use, and as GM for smart card interface use.

3. Functions as FER for SCI use, and as ERS for smart card interface use.

HITACHI

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'FDEB	PFCR	_	_	BUZZE	_	AE3	AE2	AE1	AE0	Bus controller	8 bit
H'FDEC	LPWRCR	DTON	LSON	NESEL	SUBSTP	RFCUT	_	STC1	STC0	Power-down state	8 bit
H'FE00	BARA	_	_	_	_	_	_	_	_	PBC	16 bit
H'FE01	_	BAA23	BAA22	BAA21	BAA20	BAA19	BAA18	BAA17	BAA16	-	
H'FE02	=	BAA15	BAA14	BAA13	BAA12	BAA11	BAA10	BAA9	BAA8	-	
H'FE03	-	BAA7	BAA6	BAA5	BAA4	BAA3	BAA2	BAA1	BAA0	-	
H'FE04	BARB	_	_	_	_	_	_	_	_	-	
H'FE05	-	BAB23	BAB22	BAB21	BAB20	BAB19	BAB18	BAB17	BAB16	-	
H'FE06	-	BAB15	BAB14	BAB13	BAB12	BAB11	BAB10	BAB9	BAB8	-	
H'FE07	-	BAB7	BAB6	BAB5	BAB4	BAB3	BAB2	BAB1	BAB0	-	
H'FE08	BCRA	CMFA	CDA	BAMRA2	BAMRA1	BAMRA0	CSELA1	CSELA0	BIEA	-	8 bit
H'FE09	BCRB	CMFB	CDB	BAMRB2	BAMRB1	BAMRB0	CSELB1	CSELB0	BIEB	-	
H'FE12	ISCRH	IRQ7SCE	IRQ7SCA	IRQ6SCB	IRQ6SCA	IRQ5SCE	IRQ5SCA	IRQ4SCE	IRQ4SCA	Interrupt	8 bit
H'FE13	ISCRL	IRQ3SCE	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCE	IRQ1SCA	IRQ0SCE	IRQ0SCA	controller	
H'FE14	IER	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	-	
H'FE15	ISR	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F	-	
H'FE16 to H'FE1E	DTCER	DTCE7	DTCE6	DTCE5	DTCE4	DTCE3	DTCE2	DTCE1	DTCE0	DTC	8 bit
H'FE1F	DTVECR	SWDTE	DTVEC6	DTVEC5	DTVEC4	DTVEC3	DTVEC2	DTVEC1	DTVEC0	-	
H'FE30	P1DDR	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR	Port	8 bit
H'FE32	P3DDR	_	P36DDR	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR	-	
H'FE36	P7DDR	P77DDR	P76DDR	P75DDR	P74DDR	P73DDR	P72DDR	P71DDR	P70DDR	-	
H'FE39	PADDR	_	_	_	_	PA3DDR	PA2DDR	PA1DDR	PA0DDR	-	
H'FE3A	PBDDR	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR	-	
H'FE3B	PCDDR	PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR	-	
H'FE3C	PDDDR	PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDR	-	
H'FE3D	PEDDR	PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR	PE0DDR	-	
H'FE3E	PFDDR	PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	PF1DDR	PF0DDR	-	
H'FE3F	PGDDR	_	_	_	PG4DDR	PG3DDR	PG2DDR	PG1DDR	PG0DDR	-	
H'FE40	PAPCR	_	_	_	_	PA3PCR	PA2PCR	PA1PCR	PA0PCR	-	
H'FE41	PBPCR	PB7PCR	PB6PCR	PB5PCR	PB4PCR	PB3PCR	PB2PCR	PB1PCR	PB0PCR	-	
H'FE42	PCPCR	PC7PCR	PC6PCR	PC5PCR	PC4PCR	PC3PCR	PC2PCR	PC1PCR	PC0PCR	-	
H'FE43	PDPCR	PD7PCR	PD6PCR	PD5PCR	PD4PCR	PD3PCR	PD2PCR	PD1PCR	PD0PCR	-	
H'FE44	PEPCR	PE7PCR	PE6PCR	PE5PCR	PE4PCR	PE3PCR	PE2PCR	PE1PCR	PE0PCR	-	
H'FE46	P3ODR	_	P36ODR	P350DR	P340DR	P33ODR	P32ODR	P310DR	P300DR	-	
H'FE47	PAODR	_	_	_	_	PA3ODR	PA2ODR	PA10DR	PA00DR	-	

720

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'FE80	TCR3	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU3	8 bit
H'FE81	TMDR3	_	_	BFB	BFA	MD3	MD2	MD1	MD0		
H'FE82	TIOR3H	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0		
H'FE83	TIOR3L	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0		
H'FE84	TIER3	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA		
H'FE85	TSR3	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA		
H'FE86	TCNT3										16 bit
H'FE87											
H'FE88	TGR3A										
H'FE89											
H'FE8A	TGR3B										
H'FE8B											
H'FE8C	TGR3C										
H'FE8D											
H'FE8E	TGR3D										
H'FE8F	_										
H'FE90	TCR4	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU4	8 bit
H'FE91	TMDR4	_	_	_	_	MD3	MD2	MD1	MD0		
H'FE92	TIOR4	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0		
H'FE94	TIER4	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	_	
H'FE95	TSR4	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA		
H'FE96	TCNT4										16 bit
H'FE97											
H'FE98	TGR4A										
H'FE99											
H'FE9A	TGR4B										
H'FE9B											
H'FEA0	TCR5	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU5	8 bit
H'FEA1	TMDR5	_	_			MD3	MD2	MD1	MD0		
H'FEA2	TIOR5	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0		
H'FEA4	TIER5	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA		
H'FEA5	TSR5	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	_	
H'FEA6	TCNT5										16 bit
H'FEA7											
H'FEA8	TGR5A									_	

HITACHI

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'FEAA										TPU5	16 bit
H'FEAB	-									_	
H'FEB0	TSTR	_	_	CST5	CST4	CST3	CST2	CST1	CST0	TPU	8 bit
H'FEB1	TSYR	_	_	SYNC5	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	_	
H'FEC0	IPRA	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	Interrupt	8 bit
H'FEC1	IPRB	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	controller	
H'FEC2	IPRC	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0		
H'FEC3	IPRD	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	_	
H'FEC4	IPRE	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	_	
H'FEC5	IPRF	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0		
H'FEC6	IPRG	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	_	
H'FEC7	IPRH	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	_	
H'FEC8	IPRI	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0		
H'FEC9	IPRJ	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	_	
H'FECA	IPRK	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	_	
H'FECE	IPRO	_	IPR6	IPR5	IPR4	—	IPR2	IPR1	IPR0		
H'FED0	ABWCR	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	Bus controlle	r 8 bit
H'FED1	ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	_	
H'FED2	WCRH	W71	W70	W61	W60	W51	W50	W41	W40	_	
H'FED3	WCRL	W31	W30	W21	W20	W11	W10	W01	W00		
H'FED4	BCRH	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	_	—	_	_	
H'FED5	BCRL	BRLE	_	_	_	—	_	_	WAITE		
H'FF00	P1DR	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR	Port	8 bit
H'FF02	P3DR	_	P36DR	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR	_	
H'FF06	P7DR	P77DR	P76DR	P75DR	P74DR	P73DR	P72DR	P71DR	P70DR		
H'FF09	PADR	_	_	_	_	PA3DR	PA2DR	PA1DR	PA0DR		
H'FF0A	PBDR	PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR	PB0DR		
H'FF0B	PCDR	PC7DR	PC6DR	PC5DR	PC4DR	PC3DR	PC2DR	PC1DR	PC0DR	_	
H'FF0C	PDDR	PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR	PD0DR	_	
H'FF0D	PEDR	PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR	_	
H'FF0E	PFDR	PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR	PF0DR	_	
H'FF0F	PGDR	_	_	_	PG4DR	PG3DR	PG2DR	PG1DR	PG0DR		

722

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'FF10	TCR0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU0	8 bit
H'FF11	TMDR0	_	_	BFB	BFA	MD3	MD2	MD1	MD0	_	
H'FF12	TIOR0H	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_	
H'FF13	TIOR0L	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0		
H'FF14	TIER0	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA	_	
H'FF15	TSR0	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA		
H'FF16	TCNT0										16 bit
H'FF17	_										
H'FF18	TGR0A										
H'FF19	_									_	
H'FF1A	TGR0B										
H'FF1B	_									_	
H'FF1C	TGR0C									_	
H'FF1D											
H'FF1E	TGR0D									_	
H'FF1F	_									_	
H'FF20	TCR1	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU1	8 bit
H'FF21	TMDR1	_	_	_	_	MD3	MD2	MD1	MD0		
H'FF22	TIOR1	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0		
H'FF24	TIER1	TTGE	_	TCIEU	TCIEV		_	TGIEB	TGIEA	_	
H'FF25	TSR1	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA		
H'FF26	TCNT1										16 bit
H'FF27										_	
H'FF28	TGR1A									_	
H'FF29										_	
H'FF2A	TGR1B										
H'FF2B											
H'FF30	TCR2	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU2	8 bit
H'FF31	TMDR2	_	_	_	_	MD3	MD2	MD1	MD0	_	
H'FF32	TIOR2	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_	
H'FF34	TIER2	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA		
H'FF35	TSR2	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA		
H'FF36	TCNT2										16 bit
H'FF37											
H'FF38	TGR2A										
H'FF39											
H'FF3A	TGR2B										
H'FF3B											

HITACHI

	Register									Module	Data Bus
Address	s Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Name	Width
H'FF68	TCR0	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	8 bit timer	8 bit
H'FF69	TCR1	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	channel 0, 1	
H'FF6A	TCSR0	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1	OS0		
H'FF6B	TCSR1	CMFB	CMFA	OVF		OS3	OS2	OS1	OS0		
H'FF6C	TCORA0										8/16 bit
H'FF6D	TCORA1										
H'FF6E	TCORB0										
H'FF6F	TCORB1										
H'FF70	TCNT0										
H'FF71	TCNT1										
H'FF74	TCSR0	OVF	WT/ĪT	TME	_	_	CKS2	CKS1	CKS0	Watchdog	16 bit
H'FF75	TCNT0									timer 0	
H'FF77 (read)	RSTCSR	WOVF	RSTE	RSTS	_	_	_	_	—		
H'FF78	SMR0	C/A/GM*	¹ CHR	PE	O/Ē	STOP	MP	CKS1	CKS0	SCI0,	8 bit
H'FF79	BRR0									Smart card interface 0	
H'FF7A	SCR0	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0		
H'FF7B	TDR0										
H'FF7C	SSR0	TDRE	RDRF	ORER	FER/ ERS* ²	PER	TEND	MPB	MPBT		
H'FF7D	RDR0										
H'FF7E	SCMR0	_	_	_	_	SDIR	SINV	_	SMIF		
H'FF80	SMR1	C/A/GM*	¹ CHR	PE	O/E	STOP	MP	CKS1	CKS0	SCI1,	8 bit
H'FF81	BRR1									Smart card interface 1	
H'FF82	SCR1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0		
H'FF83	TDR1										
H'FF84	SSR1	TDRE	RDRF	ORER	FER/ ERS* ²	PER	TEND	MPB	MPBT		
H'FF85	RDR1									_	
H'FF86	SCMR1	_	_	_	_	SDIR	SINV	_	SMIF		

Notes: 1. Functions as C/\overline{A} for SCI use, and as GM for smart card interface use.

2. Functions as FER for SCI use, and as ERS for smart card interface use.

724


Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'FF88	SMR2	C/A/GM*		PE	0/E	STOP	MP	CKS1	CKS0	SCI2,	8 bit
H'FF89	BRR2	0/74/0101	Onix		0/2	0101	IVII	UNUT	01100	Smart card	0.010
H'FF8A		TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	interface 2	
H'FF8B	TDR2										
H'FF8C	SSR2	TDRE	RDRF	ORER	FER/ ERS* ²	PER	TEND	MPB	MPBT		
H'FF8D	RDR2									_	
H'FF8E	SCMR2	_	_	_	_	SDIR	SINV	_	SMIF		
H'FF90	ADDRAH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	A/D converte	r 8 bit
H'FF91	ADDRAL	AD1	AD0	_	_	_	_	_	_		
H'FF92	ADDRBH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2		
H'FF93	ADDRBL	AD1	AD0	_	_	_	_	_	_		
H'FF94	ADDRCH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	_	
H'FF95	ADDRCL	AD1	AD0	_	_	_	_	_	_	_	
H'FF96	ADDRDH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	_	
H'FF97	ADDRDL	AD1	AD0	_	_	_	_	_	_	_	
H'FF98	ADCSR	ADF	ADIE	ADST	SCAN	_	CH2	CH1	CH0	_	
H'FF99	ADCR	TRGS1	TRGS0	_	_	CKS1	CKS0	_	_		
H'FFA2	TCSR1	OVF	WT/ĪT	TME	PSS	RST/NMI	CKS2	CKS1	CKS0	Watchdog	16 bit
H'FFA3 (read)	TCNT1									timer 1	
H'FFB0	PORT1	P17	P16	P15	P14	P13	P12	P11	P10	Port	8 bit
H'FFB2	PORT3		P36	P35	P34	P33	P32	P31	P30		
H'FFB3	PORT4	P47	P46	P45	P44	P43	P42	P41	P40		
H'FFB6	PORT7	P77	P76	P75	P74	P73	P72	P71	P70		
H'FFB8	PORT9	P97	P96	_	_	_	_	_	—		
H'FFB9	PORTA	_	_	_	_	PA3	PA2	PA1	PA0		
H'FFBA	PORTB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0		
H'FFBB	PORTC	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0		
H'FFBC	PORTD	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0		
H'FFBD	PORTE	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0		
H'FFBE	PORTF	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0		
H'FFBF	PORTG	_	_	_	PG4	PG3	PG2	PG1	PG0	_	

Notes: 1. Functions as C/\overline{A} for SCI use, and as GM for smart card interface use.

2. Functions as FER for SCI use, and as ERS for smart card interface use.

HITACHI

B.2 Functions



726

HITACHI

(by -1 when Sz = 0; by -2 when Sz = 1)


MRB—DTC Mode Register B

DTC

7 6 Bit : 5 4 3 2 1 0 CHNE DISEL ____ _ ___ ____ Initial value: Unde-Unde-Unde-Unde-Unde-Unde-Unde-Undefined fined fined fined fined fined fined fined R/W : ____ ____ ____ _ ___ ____ _ _ Reserved Only 0 should be written to these bits **DTC Interrupt Select** 0 After a data transfer ends, the CPU interrupt is disabled unless the transfer counter is 0 1 After a data transfer ends, the CPU interrupt is enabled **DTC Chain Transfer Enable** 0 End of DTC data transfer 1 DTC chain transfer SAR—DTC Source Address Register H'EBC0 to H'EFBF DTC Bit : 23 22 21 20 19 - - -4 0 3 2 1 - - -Initial value: Unde-Unde-Unde-Unde-Unde-- - -Unde-Unde-Unde-Unde-Undefined fined fined fined fined fined fined fined fined fined R/W _ _ _ : _ _ _ _ _ _ _ _ _ Specifies transfer data source address DAR—DTC Destination Address Register DTC H'EBC0 to H'EFBF - - -Bit : 22 21 20 19 2 1 23 4 3 0 - - -Initial value : Unde-Unde-Unde-Unde-Unde-- - -Unde-Unde-Unde-Undefined fined fined fined fined fined fined fined fined R/W - - -_ _ _ _ _ _ _ _ _

Specifies transfer data destination address

HITACHI



Stores data for D/A conversion

728

DACR—D/A Control Register


H'FDAE

Bit :	7	6	5	4	3	2	1	0				
	DAOE1	DAOE0	DAE	_		—	—	_				
Initial value:	0	0	0	1	1	1	1	1				
R/W :	R/W	R/W	R/W	_	_	_	_	_				
	D/A Output Enable 0											
		0 Ar	nalog outpu	t DA0 is dis	abled							
		1 Cł	nannel 0 D/	A conversio	on is enable	d; analog o	utput DA0 is	s enabled				
D/A Output Enable 1												
	0 Analog output DA1 is disabled											
	1 Channel 1 D/A conversion is enabled; analog output DA1 is enabled											

D/A Conversion Control

DAOE1	DAOE0	DAE	Description
0	0	*	Channel 0 and 1 D/A conversions disabled
	1	0	Channel 0 D/A conversion enabled
			Channel 1 D/A conversion disabled
		1	Channel 0 and 1 D/A conversions enabled
1	0	0	Channel 0 D/A conversion disabled
			Channel 1 D/A conversion enabled
		1	Channel 0 and 1 D/A conversions enabled
	1	*	Channel 0 and 1 D/A conversions enabled

*: Don't care



H'FDD0

Selects asynchronous mode or cl


	ocked synchronous mode							
0	Asynchronous mode							

1 Clocked synchronous mode

730

HITACHI

SCI3



H'FDD0


Smart Card Interface 3

SMR3—Serial Mode Register 3

High/low fixing control possible in addition to clock output

ON/OFF control (set by SCR)

Note: etu: Elementary time unit (time for transfer of 1 bit)




Note: For details, see section 13.2.8, Bit Rate Register (BRR).

SCR3—Serial Control Register 3

Bit

H'FDD2




HITACHI


SCR3—Serial Control Register 3

H'FDD2

Smart Card Interface 3



734



Stores data for serial transmission

HITACHI

SSR3—Serial Status Register 3

Initial value :

7

TDRE

1

R/(W)*

6

0

Bit

R/W

H'FDD4

5 4 3 2 1 0 RDRF MPB MPBT ORER FER PER TEND 0 0 0 0 0 1 R/(W)* R/(W)* R/(W)* R/(W)* R R R/W ſ Multiprocessor Bit Transfer 0 Data with a 0 multiprocessor bit is transmitted 1 Data with a 1 multiprocessor bit is transmitted Multiprocessor Bit 0 [Clearing condition] When data with a 0 multiprocessor bit is received [Setting condition] When data with a 1 multiprocessor bit is received 1 Transmit End 0 [Clearing conditions] • When 0 is written to TDRE after reading TDRE = 1 When the DTC is activated by a TXI interrupt and writes data to TDR [Setting conditions] • When the TE bit in SCR is 0 1 When TDRE = 1 at transmission of the last bit of a 1-byte serial transmit character Parity Error 0 [Clearing condition] When 0 is written to PER after reading PER = 1 1 [Setting condition] When, in reception, the number of 1 bits in the receive data plus the parity bit does not match the parity setting (even or odd) specified by the \overline{O}/E bit in SMR Framing Error 0 [Clearing condition] When 0 is written to FER after reading FER = 1 1 [Setting condition] When the SCI checks whether the stop bit at the end of the receive data when reception ends, and the stop bit is 0 Overrun Error

0 [Clearing condition] When 0 is written to ORER after reading ORER = 1

1 [Setting condition] When the next serial reception is completed while RDRF = 1

Receive Data Register Full

0 [Clearing conditions]

- When 0 is written to RDRF after reading RDRF = 1
- When the DTC is activated by an RXI interrupt and reads data from RDR
- [Setting condition]
- When serial reception ends normally and receive data is transferred from RSR to RDR

Transmit Data Register Empty

- 0 [Clearing conditions]
- When 0 is written to TDRE after reading TDRE = 1
- When the DTC is activated by a TXI interrupt and writes data to TDR [Setting conditions]
- When the TE bit in SCR is 0
- When data is transferred from TDR to TSR and data can be written to TDR

Note: Only 0 can be written, to clear the flag.


HITACHI

SCI3

SSR3—Serial Status Register 3


H'FDD4

Smart Card Interface 3



Note: Only 0 can be written, to clear the flag.

HITACHI




SBYCR—Standby Control Register

H'FDE4


Power-Down State

Bit	7		6	5	4	3	2	1	0			
	SSBY		STS2	STS1	STS0	OPE	_	_	_			
Initial value	0		0	0	0	1	0	0	0			
Read/Write	R/W		R/W	R/W	R/W	R/W	_	_	_			
Read/Write	R/W	Stand 0 0 1 0 1 0 1 0 1 0 1 0	Outp 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	R/W Dut Port Ena In software s address bus In software s address bus mer Select Standby time Standby time Standby time Standby time Standby time Standby time Standby time Standby time Standby time	R/W ble tandby moc and bus con tandby moc and bus con and bus con = 8192 stat = 16384 str = 32768 str = 32768 str = 131072 st = 262144 st = 16 states	R/W le and watco ntrol signals le and watco ntrol signals le and watco ntrol signals le and watco ntrol signals	th mode, an s are high-ir th mode, an s retain their	d in a direct npedance d in a direct r output stat	t transition, t transition, te			
_	1 Transi of SLE	tion to EP in	on to subsleep mode after execution of SLEEP instruction in subactive mode on to software standby mode, subactive mode, or watch mode after execution EP instruction in high-speed mode or medium-speed mode									
			on to watch mode or high-speed mode after execution of SLEEP instruction in ve mode									



Reserved Only 0 should be written to this bit

HITACHI



HITACHI

MSTPCRA—Module Stop Control Register A	H'FDE8	Power-Down State
MSTPCRB—Module Stop Control Register B	H'FDE9	
MSTPCRC—Module Stop Control Register C	H'FDEA	

MSTPCRA

Bit	7	6	5	4	3	2	1	0
	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA0
Initial value	0	0	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MSTPCRB

Bit	7	6	5	4	3	2	1	0
	MSTPB7	MSTPB6	MSTPB5	MSTPB4	MSTPB3	MSTPB2	MSTPB1	MSTPB0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MSTPCRC

Bit	7	6	5	4	3	2	1	0
	MSTPC7	MSTPC6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	MSTPC0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Sp	Specifies Module Stop Mode								
0	Module stop mode is cleared								
1	Module stop mode is set								

742

PFCR—Pin Function Control Register



Bus Controller

Bit	7	6	5	4	3	2	1	0
	_	_	BUZZE	_	AE3	AE2	AE1	AE0
Modes 4 and 5								
Initial value	0	0	0	0	1	1	0	1
Modes 6 and 7								
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Address Output Enable

0	0	0	0	A8 to A23 address output disabled				
			1	A8 address output enabled; A9 to A23 address output disabled				
		1	0	A8, A9 address output enabled; A10 to A23 address output disabled				
			1	A8 to A10 address output enabled; A11 to A23 address output disabled				
	1	0	0	A8 to A11 address output enabled; A12 to A23 address output disabled				
			1	A8 to A12 address output enabled; A13 to A23 address output disabled				
		1	0	A8 to A13 address output enabled; A14 to A23 address output disabled				
			1	A8 to A14 address output enabled; A15 to A23 address output disabled				
1	0 0	0	0	A8 to A15 address output enabled; A16 to A23 address output disabled				
		0 0						1
		1	0	A8 to A17 address output enabled; A18 to A23 address output disabled				
			1	A8 to A18 address output enabled; A19 to A23 address output disabled				
	1	0	0	A8 to A19 address output enabled; A20 to A23 address output disabled				
			1	A8 to A20 address output enabled; A21 to A23 address output disabled				
		1	0	A8 to A21 address output enabled; A22, A23 address output disabled				
			1	A8 to A23 address output enabled				

Note: In expanded mode with on-chip ROM enabled, address pins A0 to A7 are made address outputs by setting the corresponding DDR bits to 1; in expanded mode with on-chip ROM disabled, address pins A0 to A7 are always address outputs.

BUZZ Output Enable


0	Functions as PF1 I/O pin Functions as BUZZ output pin
1	Functions as BUZZ output pin


LPWRCR—Low-Power Control Register

Bit

H'FDEC

Power-Down State





Read/Write – R/W R/W R/W R/W R/W R/W R/W ··· R/W R/W R/W R/W R/W R/W R/W R/W


These bits hold the channel A or B PC break address

HITACHI



H'FE08

PBC



SCRB—Break Co	ntrol Reg	ister B	H'FE	H'FE09					
Bit	7	6	5	4	3	2	1	0	
	CMFB	CDB	BAMRB2	BAMRB1	BAMRB0	CSELB1	CSELB0	BIEB	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

The bit configuration is the same as for BCRA

746

ISCRH—IRQ Sense Control Register HH'FE12Interrupt ControllerISCRL—IRQ Sense Control Register LH'FE13

ISCRH

Bit	:	15	14	13	12	11	10	9	8
		IRQ7SCB	IRQ7SCA	IRQ6SCB	IRQ6SCA	IRQ5SCB	IRQ5SCA	IRQ4SCB	IRQ4SCA
Initial va	alue:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

IRQ7	to IRQ4	4 Sense	Control

ISCRL


Bit	:	7	6	5	4	3	2	1	0
		IRQ3SCB	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCB	IRQ1SCA	IRQ0SCB	IRQ0SCA
Initial value:		0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

IRQ3 to IRQ0 Sense Control

IRQnSCA	Interrupt Request Generation
0	IRQn input low level
1	Falling edge of IRQn input
0	Rising edge of IRQn input
1	Both falling and rising edges of IRQn input
	0 1 0 1

(n= 7 to 0)

HITACHI



Indicates the status of IRQ7 to IRQ0 interrupt requests

Note: * Only 0 can be written, to clear the flag.

748

DTCER—DTC Enable Registers

Bit	:	7	6	5	4	3	2	1	0
		DTCE7	DTCE6	DTCE5	DTCE4	DTCE3	DTCE2	DTCE1	DTCE0
Initial va	lue:	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

DTC Activation Enable


	o Addition Enable
0	DTC activation by this interrupt is disabled
	[Clearing conditions]
	 When the DISEL bit is 1 and the data transfer has ended
	 When the specified number of transfers have ended
1	DTC activation by this interrupt is enabled
	[Holding condition]
	When the DISEL bit is 0 and the specified number of transfers have not ended

Correspondence between Interrupt Sources and DTCER

		Bit							
Register	7	6	5	4	3	2	1	0	
DTCERA	IRQ0	IRQ1	IRQ2	IRQ3	IRQ4	IRQ5	IRQ6	IRQ7	
DTCERB	_	ADI	TGI0A	TGI0B	TGI0C	TGI0D	TGI1A	TGI1B	
DTCERC	TGI2A	TGI2B	TGI3A	TGI3B	TGI3C	TGI3D	TGI4A	TGI4B	
DTCERD	_		TGI5A	TGI5B	CMIA0	CMIB0	CMIA1	CMIB1	
DTCERE	_	_		—	RXI0	TXI0	RXI1	TXI1	
DTCERF	RXI2	TXI2	_	—	—	_	—	—	
DTCERI	RXI3	ТХІЗ	_	—	—	_	—	—	

HITACHI

DTC



Note: * A value of 1 can always be written to the SWDTE bit, but 0 can only be written after 1 is read.

P1DDR—Port	P1DDR—Port 1 Data Direction Register				H'FE30				
Bit	7	6	5	4	3	2	1	0	
	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	

Specify input or output for the pins of port 1

P3DDR—Port	: 3 Data Di	rection R	egister		H'FE32	2		Port 3	
Bit	7	6	5	4	3	2	1	0	
	_	P36DDR	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR	
Initial value	Undefined	0	0	0	0	0	0	0	
Read/Write	—	W	W	W	W	W	W	W	
			Specif	y input or	r input or output for the pins of port 3				
P7DDR—Port	t 7 Data Di	rection R	egister		H'FE3	6		Port 7	
Bit	7	6	5	4	3	2	1	0	
	P77DDR	P76DDR	P75DDR	P74DDR	P73DDR	P72DDR	P71DDR	P70DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	
PADDR—Por	t A Data D			ut or outp	ut for the p	-	7	Port A	
Bit	7	6	5	4	3	2	1	0	
	_	_	_	_	PA3DDR	PA2DDR	PA1DDR	PA0DDR	
Initial value	Undefined	Undefined	Undefined	Undefined	0	0	0	0	
Read/Write	—	—	—		W	W	W	W	
				Sp	ecify input	or output	for the pir	ns of port A	
PBDDR—Por	t B Data D	irection I	Register		H'FE3	A		Port B	
Bit	7	6	5	4	3	2	1	0	
	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	
		~		ut or outer	t for the -	ing of most	D		

Specify input or output for the pins of port B

HITACHI

PCDDR—Por	t C Data D	irection H	Register		H'FE3	B		Port C
Bit	7	6	5	4	3	2	1	0
	PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
		S	pecify inpu	ut or outpu	t for the pi	ns of port	С	
PDDDR—Por	t D Data D	irection H	Register		H'FE3	С		Port I
Bit	7	6	5	4	3	2	1	0
	PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
		S	pecify inp	ut or outpu	lt for the p	ins of port	D	
PEDDR—Port	t E Data D	irection F	Register		H'FE3	D		Port I
Bit	7	6	5	4	3	2	1	0
	PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR	PE0DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Specify input or output for the pins of port E

752

PFDDR—Port F Data Direction Register

H'FE3E

```
Port F
```

Bit	7	6	5	4	3	2	1	0
	PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	PF1DDR	PF0DDR
Modes 4 to 6								
Initial value	1	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
Mode 7								
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Specify input or output for the pins of port F

PGDDR—Port	G Data Di	rection R	egister		H'FE3F			Port G
Bit	7	6	5	4	3	2	1	0
	_		—	PG4DDR	PG3DDR	PG2DDR	PG1DDR	PG0DDR
Modes 4 and 5		1			I	I		
Initial value	Undefined	Undefined	Undefined	1	0	0	0	0
Read/Write	_	_	_	W	W	W	W	W
Modes 6 and 7								
Initial value	Undefined	Undefined	Undefined	0	0	0	0	0
Read/Write	_	_		W	W	W	W	W


Specify input or output for the pins of port G

		-						
Bit	7	6	5	4	3	2	1	0
	—	_	_	—	PA3PCR	PA2PCR	PA1PCR	PA0PCR
Initial value	Undefined	Undefined l	Jndefined	Undefined	0	0	0	0
Read/Write	—	—	—	—	R/W	R/W	R/W	R/W
					Controls th corporated			function by-bit basis
PBPCR—Port	B MOS P	ull-Up Co	ontrol Reg	gister	H'FE4	l		Port
Bit	7	6	5	4	3	2	1	0
	PB7PCR	PB6PCR	PB5PCR	PB4PCR	PB3PCR	PB2PCR	PB1PCR	PB0PCR
Initial value	0	0	0	0	0	0	0	0
initial value			D 444	R/W	R/W			
Read/Write	R/W	in	corporated	he MOS ir I into port	nput pull-u B on a bit-	by-bit bas	R/W is	R/W Port
Read/Write	t C MOS P	in ull-Up C o	Controls t corporated	he MOS ir I into port gister	nput pull-u B on a bit- H'FE4 2	o function by-bit bas	is	Port
Read/Write	t C MOS P	ind Pull-Up Co	Controls t corporated ontrol Reg	he MOS ir d into port gister 4	nput pull-u B on a bit- H'FE42 3	2 2 2	is 1	Port
Read/Write PCPCR—Port Bit	t C MOS P 7 PC7PCR	in 'ull-Up Co 6 PC6PCR	Controls t corporated ontrol Reg 5 PC5PCR	he MOS ir d into port gister 4 PC4PCR	H'FE42 B on a bit- H'FE42 3 PC3PCR	2 2 2 PC2PCR	is 1 PC1PCR	Port 0 PC0PCR
Read/Write PCPCR—Port Bit Initial value	T T T PC7PCR 0	ind Pull-Up Co 6 PC6PCR 0	Controls t corporated ontrol Reg 5 PC5PCR 0	he MOS ir d into port gister 4 PC4PCR 0	nput pull-u B on a bit- H'FE42 3 PC3PCR 0	2 2 2 PC2PCR 0	is 1 PC1PCR 0	Port 0 PC0PCR 0
Read/Write PCPCR—Port Bit	t C MOS P 7 PC7PCR	in 'ull-Up Co 6 PC6PCR	Controls t corporated ontrol Reg 5 PC5PCR	he MOS ir d into port gister 4 PC4PCR	H'FE42 B on a bit- H'FE42 3 PC3PCR	2 2 2 PC2PCR	is 1 PC1PCR	Port 0 PC0PCR
Read/Write PCPCR—Port Bit Initial value	T T T PC7PCR 0	ind Full-Up Co 6 PC6PCR 0 R/W	Controls t corporated ontrol Reg 5 PC5PCR 0 R/W Controls t	he MOS ir d into port gister 4 PC4PCR 0 R/W	nput pull-u B on a bit- H'FE42 3 PC3PCR 0	p function by-bit bas 2 2 PC2PCR 0 R/W p function	is 1 PC1PCR 0 R/W	Port 0 PC0PCR 0
Read/Write PCPCR—Port Bit Initial value	T T PC7PCR 0 R/W	ind Pull-Up Co 6 PC6PCR 0 R/W in	Controls t corporated pntrol Reg 5 PC5PCR 0 R/W Controls t corporated	he MOS ir d into port gister 4 PC4PCR 0 R/W the MOS i d into port	H'FE42 3 PC3PCR 0 R/W	p function by-bit bas 2 2 PC2PCR 0 R/W p function -by-bit bas	is 1 PC1PCR 0 R/W	Port 0 PC0PCR 0
Read/Write PCPCR—Port Bit Initial value Read/Write	T T PC7PCR 0 R/W	ind Pull-Up Co 6 PC6PCR 0 R/W in	Controls t corporated pntrol Reg 5 PC5PCR 0 R/W Controls t corporated	he MOS ir d into port gister 4 PC4PCR 0 R/W the MOS i d into port	H'FE42 3 PC3PCR 0 R/W nput pull-u C on a bit	p function by-bit bas 2 2 PC2PCR 0 R/W p function -by-bit bas	is 1 PC1PCR 0 R/W	Port 0 PC0PCR 0 R/W
Read/Write PCPCR—Port Bit Initial value Read/Write PDPCR—Port	t C MOS P 7 PC7PCR 0 R/W	ind rull-Up Co 6 PC6PCR 0 R/W in rull-Up Co 6	Controls t corporated ontrol Reg 5 PC5PCR 0 R/W Controls t corporated ontrol Reg 5	he MOS ir d into port gister 4 PC4PCR 0 R/W the MOS i d into port gister 4	H'FE42 3 PC3PCR 0 R/W nput pull-u C on a bit	p function by-bit bas 2 2 PC2PCR 0 R/W p function -by-bit bas 3 2	is 1 PC1PCR 0 R/W sis	Port 0 PCOPCR 0 R/W Port 0
Read/Write PCPCR—Port Bit Initial value Read/Write PDPCR—Port	t C MOS P 7 PC7PCR 0 R/W	ind rull-Up Co 6 PC6PCR 0 R/W in rull-Up Co 6	Controls t corporated ontrol Reg 5 PC5PCR 0 R/W Controls t corporated ontrol Reg 5	he MOS ir d into port gister 4 PC4PCR 0 R/W the MOS i d into port gister 4	H'FE42 3 PC3PCR 0 R/W nput pull-u C on a bit H'FE43 3	p function by-bit bas 2 2 PC2PCR 0 R/W p function -by-bit bas 3 2	is 1 PC1PCR 0 R/W sis	Port 0 PCOPCR 0 R/W Port 0

incorporated into port D on a bit-by-bit basis

PEPCR—Port	E MOS P	ull-Up Co	ontrol Reg	gister	H'FE4	4		Por	tΕ
Bit	7	6	5	4	3	2	1	0	
	PE7PCR	PE6PCR	PE5PCR	PE4PCR	PE3PCR	PE2PCR	PE1PCR	PE0PCR	
Initial value	0	0	0	0	0	0	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
		in			nput pull-u E on a bit∙		is		
P3ODR—Port	3 Open-D	rain Con	trol Regis	ster	H'FE4	6		Por	rt 3
Bit	7	6	5	4	3	2	1	0	_
	_	P36ODR	P35ODR	P340DR	P33ODR	P32ODR	P310DR	P30ODR	
Initial value	Undefined	0	0	0	0	0	0	0	
Read/Write	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Co	ontrols the	PMOS or	n/off status	for each	oort 3 pin	(P36 to P3	60)	
PAODR—Port	A Open-J	Drain Co	ntrol Reg	ister	H'FE4'	7		Port	: A
Bit	7	6	5	4	3	2	1	0	
	—	—	—	—	PA3ODR	PA2ODR	PA10DR	PA0ODR	
Initial value	Undefined	Undefined	Undefined	Undefined	0	0	0	0	
Read/Write		—	—	—	R/W	R/W	R/W	R/W	
							S on/off st n (PA3 to F		

HITACHI




Notes: 1. Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.



H'FE81

TPU3



0	TGRB operates normally
1	TGRB and TGRD used together for
	buffer operation

HITACHI



Bit

H'FE82

÷ 7 6 5 4 3 2 1 0 IOB3 IOB2 IOB1 IOB0 IOA3 IOA2 IOA1 IOA0 0 0 0 0 0 0 0 Initial value : 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W : TGR3A I/O Control 0 0 0 0 TGR3A is Output disabled output 0 output at compare match 1 Initial output is 0 1 0 compare output 1 output at compare match 1 register Toggle output at compare match Output disabled 1 0 0 Initial output is 1 0 output at compare match 1 1 0 output 1 output at compare match Toggle output at compare match TGR3A is Capture input source Input capture at rising edge 0 0 0 1 1 input isTIOCA3 pin Input capture at falling edge Input capture at both edges 1 * capture * * register Capture input source Input capture at TCNT4 count-up/ 1 is channel 4/count clock count-down *: Don't care

TGR3B I/O Control

0	0	0	0	TGR3B is	Output disabled	
			1	output	Initial output is 0	0 output at compare match
		1	0	compare	output	1 output at compare match
			1	register		Toggle output at compare match
	1	0	0		Output disabled	
			1		Initial output is 1	0 output at compare match
		1	0		output	1 output at compare match
						Toggle output at compare match
1	0	0	0	TGR3B is	Capture input source	Input capture at rising edge
			1	input	isTIOCB3 pin	Input capture at falling edge
		1	*	capture		Input capture at both edges
	1	*	*	register	Capture input source	Input capture at TCNT4 count-up/
					is channel 4/count clock	count-down*

*: Don't care

Note: When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and ø/1 is used as the TCNT4 count clock, this setting is invalid and input capture is not generated.

HITACHI

TP	112
11	US.

Bit	:	7	6	5	4	3	2	1	0
		IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
Initial va	lue :	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

0	0	0	0	TGR3C is	Output disabled	
			1	output	Initial output is 0	0 output at compare match
		1	0	compare	output	1 output at compare match
			1	register		Toggle output at compare match
	1	0	0		Output disabled	
			1		Initial output is 1	0 output at compare match
		1	0		output	1 output at compare match
						Toggle output at compare match
1	0	0	0	TGR3C is	Capture input source	Input capture at rising edge
			1	input	isTIOCC3 pin	Input capture at falling edge
		1	*	capture		Input capture at both edges
	1	*	*	register	Capture input source	Input capture at TCNT4 count-up
					is channel 4/count clock	count-down

*: Don't care

Note: 1. When the BFA bit in TMDR3 is set to 1 and TGR3C is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

TGR3D I/O Control

0	0	0	0	TGR3D is	Output disabled	
			1	output	Initial output is 0	0 output at compare match
		1	0	compare	output	1 output at compare match
			1	register		Toggle output at compare match
	1	0	0		Output disabled	
			1		Initial output is 1	0 output at compare match
		1	0		output	1 output at compare match
						Toggle output at compare match
1	0	0	0	TGR3D is	Capture input source	Input capture at rising edge
			1	input	isTIOCD3 pin	Input capture at falling edge
		1	*	capture		Input capture at both edges
	1	*	*	register	Capture input source	Input capture at TCNT4 count-up/
					is channel 4/count clock	count-down*1

*: Don't care

Notes: 1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and ø/1 is used as the

TCNT4 count clock, this setting is invalid and input capture is not generated. 2. When the BFB bit in TMDR3 is set to 1 and TGR3D is used as a buffer register,

this setting is invalid and input capture/output compare is not generated.


Note: When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

HITACHI




H'FE84

TPU3



TSR3—Timer Status Register 3

H'FE85



Note: Can only be written with 0 for flag clearing.


HITACHI

TCNT3—T	ime	r Co	unter	• 3				H'FE86									TPU3	
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Initial value	e :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
									Up-co	ounte	r							
TGR3A—1	•	0		D	• •													
IGNJA-J	ıme	er Gei	neral	l Keg	ister	3A				H'	FE88	5					TPU3	
TGR3A—1 TGR3B—1				0							FE88 FE84						TPU3	
	ime	er Ge	neral	Reg	ister	3B				H'		1					TPU3	
TGR3B—1	Time Time	er Gei er Gei	neral neral	Reg Reg	ister ister	3B 3C				H' H'	FE8A	N C					TPU3	
TGR3B—1 TGR3C—1	Time Time	er Gei er Gei	neral neral	Reg Reg	ister ister	3B 3C	10	9	8	H' H'	FE8A FE8(N C	4	3	2	1	0 0	
TGR3B—1 TGR3C—1 TGR3D—1	Time Time	er Gei er Gei er Gei	neral neral neral	Reg Reg Reg	ister ister ister	3B 3C 3D	10	9	8	H' H' H'	FE8A FE8(FE8H		4	3	2	1		
TGR3B—1 TGR3C—1 TGR3D—1	Time Time Time	er Gei er Gei er Gei	neral neral neral	Reg Reg Reg	ister ister ister	3B 3C 3D	10	9	8	H' H' H'	FE8A FE8(FE8H		4	3	2	1		



H'FE90

TPU4



Note: Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

performing synchronous clearing/synchronous operation*

HITACHI

TMDR4—Ti	me	r Mode R	egister 4			H'FE91					
Bit	:	7	6	5	4	3	2	1	0	_	
			—	—	—	MD3	MD2	MD1	MD0		
Initial value	:	1	1	0	0	0	0	0	0		
R/W	:	—	—	—	—	R/W	R/W	R/W	R/W		

Мо	de			
0	0	0	0	Normal operation
			1	Reserved
		1	0	PWM mode 1
			1	PWM mode 2
	1	0	0	Phase counting mode 1
			1	Phase counting mode 2
		1	0	Phase counting mode 3
			1	Phase counting mode 4
1	*	*	*	

*: Don't care

TPU4

Note: MD3 is a reserved bit. In a write, it should always be written with 0.

HITACHI

TIOR4—Timer I/O Contro				tro	ol Regis	ter	4			H'F	E92	2		TPU4			
Bit		:	_		7			6		5	4		3		2	1	0
				ю	ЭΒ	3		IOB2	I	OB1	IOE	80	IOA3	3	IOA2	IOA1	IOA0
Initial va	lue	:			0			0		0	0		0		0	0	0
R/W		:		F	r/V	V		R/W		R/W	R/\	V	R/W	1	R/W	R/W	R/W
				0	0 1 0 1	0 1 0 1 *	O C 0 1 0 1 0 1 0 1 0 1 8 *	TGR4A output compar register TGR4A input capture register	is	output Captui isTIOC Captui	t disabl butput i butput i cat pir cat pir re inpu A comp	is 0 led is 1 t sour t sour pare r	ce is	1 c To 0 c 1 c To Inp Inp	butput at cc ggle output putput at cc ggle output ggle output put capture but capture but capture but capture	ompare mat ompare mat t at compare mat rising ec at falling er at both ed at generati ch/input ca	ch e match ch ch e match lge dge ges on of TGR3A
TG	R4I	-	-	Cor	ntro	bl											_
0	0	0	0		-	R4B	is	Output				-					_
		4	1		utp			Initial or	utpu	it is 0					pare matc		_
		1	0			par		output							pare matc		_
	1	0	0		SUR	ster		Output	dier	abled		rug	ցյե օսկ	puta	at compare	match	
	'	U	1					Initial or				0.01	itout at	com	pare matc	h	-
		1	0					output	aipt						pare matc		-
			1					Juipui							ipare mate		-

HITACHI

1

1 *

* *

1

1

0 0 0 TGR4B is Capture input source 1 input isTIOCB4 pin

> Capture input source is TGR3C compare match/

input capture

capture register Toggle output at compare match Input capture at rising edge

compare match/input capture


Input capture at falling edge Input capture at falling edge Input capture at both edges Input capture at generation of TGR3C

*: Don't care

TIER4—Timer Interrupt Enable Register 4

H'FE94

TPU4




766

TSR4—Timer Status Register 4

H'FE95

TPU4



Note: Can only be written with 0 for flag clearing.


HITACHI

CNT4—	-Tim	er Co	unter	• 4				H'FE96									TPU
Bit	:	15	14	13	12	11	10	9876543							2	1	0
Initial val	lue :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Nata	T L -				h a	م ما ج		•	down			un un bei					
Note :	whe	se cou n cour p-coui	nting o	overfl				down	-cour	nters	only i						
	whe as u	n cour p-coui	nting on ters.	overfl	ow/u	nderf		down	-cour	nters chan	only i	n oth					on
Note : TGR4A— TGR4B—	whe as u - Tim	n cour p-coui e r Ge	nting onters.	overfl I Reg	ow/u ister	nderf		down	-cour	nters chan H'	only i inel. I	n oth					
GR4A—	whe as u - Tim	n cour p-coui e r Ge	nting onters.	overfl I Reg	ow/u ister	nderf		down	-cour	nters chan H'	only i inel. l FE98	n oth					on
GR4A— GR4B—	whe as u - Tim	n cour p-cour er Ge er Ge	nting onters.	overfl I Reg I Reg	ow/u ister ister	nderf 4A 4B	low c	down on and	-cour other	nters chan H' H'	only i inel. l FE98 FE9A	n oth	er ca	ses t	hey f	uncti	on TP

TCR5—Timer Control Register 5

H'FEA0

TPU5



	1	TCNT cleared by counter clearing for another channel
		performing synchronous clearing/synchronous operation*
Not	e:	Synchronous operation setting is performed by setting

Note: Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

TMDR5—Timer Mode Register 5

H'FEA1

Bit	:	7	6	5	4	3	2	1	0
			—	_	—	MD3	MD2	MD1	MD0
Initial value	:	1	1	0	0	0	0	0	0
R/W	:	—	—	—	—	R/W	R/W	R/W	R/W

Мо	de			
0	0	0	0	Normal operation
			1	Reserved
		1	0	PWM mode 1
			1	PWM mode 2
	1	0	0	Phase counting mode 1
			1	Phase counting mode 2
		1	0	Phase counting mode 3
			1	Phase counting mode 4
1	*	*	*	

*: Don't care

Note: MD3 is a reserved bit. In a write, it should always be written with 0.

770

TIOR5—Timer I/O Control R	egister 5
---------------------------	-----------

H'FEA2

TPU5

Bit :		7			6	5		4		3		2		1	0
	IOB3			IOB2	2 105		IOB0		IOA3		DA2	IC	DA1	IOA0	
Initial value :	value : 0				0) 0		0		0		0		0	0
R/W :	I	R/W			R/W		W	R/W		R/W	R/W	R/W	R/W	R/W	
	_														
[
	[
	ΤG	R5/	A I/	0 0	Control		_								
	0	0	0	0	TGR5A	is	Out	tput disable	ed						
				1	output		Initial output is 0 output			0 output at compare match				natch	
			1	0	compare	Э					1 output at compare match				natch
				1	register						Toggle output at compare match				
		1	0	0			Out	tput disable	ed						
				1]		Initial output is 1				0 output at compare match				
			1	0			out	put			1 oi	utput at	t com	ipare m	natch
				1							Tog	gle out	tput a	at comp	are match
	1	*	0	0	TGR5A	is	Ca	pture input	so	urce	Input capture at rising edge				
	1 input ca			input ca	pture	isT	IOCA5 pin			Input capture at falling edge					
			1	*	register						Inpu	ut captu	ure at	t both e	edges
														*	: Don't care

TGR5B I/O Control

0	0	0	0	TGR5B is	Output disabled						
0	0		0	IGRODIS							
			1	output	Initial output is 0	0 output at compare match					
		1	0	compare	output	1 output at compare match					
			1	register		Toggle output at compare match					
	1	0	0		Output disabled						
			1		Initial output is 1	0 output at compare match					
		1	0		output	1 output at compare match					
			1			Toggle output at compare match					
1	*	0	0	TGR5B is	Capture input source	Input capture at rising edge					
			1	input capture	isTIOCB5 pin	Input capture at falling edge					
		1	*	register		Input capture at both edges					


*: Don't care

HITACHI

TIER5—Timer Interrupt Enable Register 5

H'FEA4

TPU5




772

TSR5—Timer Status Register 5

H'FEA5

TPU5



Note: Can only be written with 0 for flag clearing.

HITACHI

TCNT5—	-Time	er Co	unter	5				H'FEA6								TPU	
Bit	:	_15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial val	lue :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	'R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
								Up/	down	-cour	ter*						
Note :	Thes when as up	o cour	nting o														
TGR5A—	-Time	er Ge	neral	Reg	ister	5A				H'	FEA	8					TPU
TGR5B—	TGR5B—Timer General Register 5B H'FEAA																
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial va	lue :	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Initial va R/W	lue : :		1 7 R/W	•			•	•			•	•		•		•	•
	:	R/W	R/W	R/W			•	•		′ R/W	•	R/W		•		•	R/W
R/W	:	R/W	r R/W	R/W			R/W	•	R/W	′ R/W	R/W	R/W		•		•	R/W
R/W TSTR—T	:	R/W	r R/W	R/W ister		R/W	R/W	/ R/W	R/W	' R/W	R/W	R/W	R/W	' R/W	' R/W	/ R/W	R/W
R/W TSTR—T	: T imer : [R/W	R/W	R/W ister		7 R/W	R/W	/ R/W 4	R/W	' R/W H' 3	R/W	R/W	R/W	' R/W	Γ1	/ R/W 0	ТР ТР
R/W TSTR—T Bit	: T imer : [R/W Start	R/W	R/W ister 6		R/W 5 CS	R/W	4 CS	T4	' R/W H' 3 CS	R/W	2 CS1	R/W	1 CS	Г Г Г 1	0 CS	r R/W TI ΓΟ
R/W TSTR—T Bit Initial valu	: T imer : [R/W Start	R/W	R/W ister 6		R/W 5 CS 0	R/W	4 CS 0	T4	' R/W H' 3 CS 0	R/W	2 CST 0	R/W	1 CS 0	Г Г Г 1	0 CS ⁻ 0	r R/W TP ΓΟ
R/W TSTR—T Bit Initial valu	: T imer : [R/W Start	R/W	R/W ister 6		R/W 5 CS 0	R/W	4 CS 0	T4	2 R/W H' 3 CS 0 R/V	FEB 73 V	2 CS1 0 R/V ter St	R/W	1 CS 0 R/\	Г1 М	0 CS ⁻ 0 R/\	
R/W TSTR—T Bit Initial valu	: T imer : [R/W Start	R/W	R/W ister 6		R/W 5 CS 0	R/W	4 CS 0	T4	2 R/W H' 3 CS 0 R/V	FEB 73 V Coun	2 CS1 0 R/V ter St	T2 V art cour	1 CS 0 R/\	Γ1 ration	0 CS ⁻ 0 R/\	TP TP TO Ppped

Note: If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value.

774

TSYR—Time	r Synchro	Register		TPU									
Bit :	7	6	5	4	3	2	1	0					
	_	—	SYNC5	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0					
Initial value :	0	0	0	0	0	0	0	0					
R/W :	—	—	R/W	R/W	R/W	R/W	R/W	R/W					
		Т	imer Sync	hro					_				
			0 TCNTn	operates in	dependentl	y (TCNT pr	esetting/cle	aring					
		is unrelated to other channels)											
			1 TCNTn performs synchronous operation										
			TCNT synchronous presetting/synchronous clearing is possible										
	(n= 5 to 0)												

Notes: 1. To set synchronous operation, the SYNC bits for at least two channels must be set to 1.
2. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of bits CCLR2 to CCLR0 in TCR.

HITACHI

IPRA—Interrupt Priority Register A	H'FEC0	Interrupt Controller
IPRB—Interrupt Priority Register B	H'FEC1	
IPRC—Interrupt Priority Register C	H'FEC2	
IPRD—Interrupt Priority Register D	H'FEC3	
IPRE—Interrupt Priority Register E	H'FEC4	
IPRF —Interrupt Priority Register F	H'FEC5	
IPRG—Interrupt Priority Register G	H'FEC6	
IPRH—Interrupt Priority Register H	H'FEC7	
IPRI —Interrupt Priority Register I	H'FEC8	
IPRJ —Interrupt Priority Register J	H'FEC9	
IPRK—Interrupt Priority Register K	H'FECA	
IPRO—Interrupt Priority Register O	H'FECE	

Bit :	7	6	5	4	3	2	1	0
	—	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0
Initial value :	0	1	1	1	0	1	1	1
R/W :	—	R/W	R/W	R/W	_	R/W	R/W	R/W

Set priority (levels 7 to 0) for interrupt sources

Pogiator	B	Bits						
Register	6 to 4	2 to 0						
IPRA	IRQ0	IRQ1						
IPRB	IRQ2, IRQ3	IRQ4, IRQ5						
IPRC	IRQ6, IRQ7	DTC						
IPRD	Watchdog timer 0	*						
IPRE	PC break	A/D converter, watchdog timer 1						
IPRF	TPU channel 0	TPU channel 1						
IPRG	TPU channel 2	TPU channel 3						
IPRH	TPU channel 4	TPU channel 5						
IPRI	8-bit timer channel 0	8-bit timer channel 1						
IPRJ	*	SCI channel 0						
IPRK	SCI channel 1	SCI channel 2						
IPRO	SCI channel 3	<u> </u> *						

Correspondence between Interrupt Sources and IPR Settings

Note: * Reserved bits. These bits cannot be modified and are always read as 1.

776

H'FED0

Bus Controller

Bit :	7	6	5	4	3	2	1	0
	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0
Modes 5 to 7					•			
Initial value :	1	1	1	1	1	1	1	1
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Mode 4								
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Are	a 7	' to 0	Bus	Width	Co	ntrol	
_			•				

0 Area n is designated for 16-bit access1 Area n is designated for 8-bit access

(n= 7 to 0)


ASTCR—Access State Control Register						H'FED1	Bus Controller		
Bit	:	7	6	5	4	3	2	1	0
		AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0
Initial va	alue :	1	1	1	1	1	1	1	1
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
]			

Area 7 to 0 Access State Control

0	Area n is designated for 2-state access
	Wait state insertion in area n external space is disabled
1	Area n is designated for 3-state access
	Wait state insertion in area n external space is enabled


(n= 7 to 0)

HITACHI



0	0	Program wait not inserted
	1	1 program wait state inserted
1	0	2 program wait states inserted
	1	3 program wait states inserted

HITACHI




H'FED3

Bus Controller


WCRL—Wait Control Register L

U	U	Flogram wait not inserted
	1	1 program wait state inserted
1	0	2 program wait states inserted
	1	3 program wait states inserted

HITACHI



HITACHI



P1DR—Port 1	P1DR—Port 1 Data Register				H'FF0)		Port 1		
Bit	7	6	5	4	3	2	1	0		
	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR		
Initial value	0	0	0	0	0	0	0	0		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	Stores output data for the port 1 pins (P17 to P10)									
P3DR—Port 3	Data Reg	ister			H'FF02	2		Port 3		
Bit	7	6	5	4	3	2	1	0		
	_	P36DR	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR		
Initial value	Undefined	0	0	0	0	0	0	0		
Read/Write	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
			Stores ou	tput data f	or the port	3 pins (P	36 to P30)			
P7DR—Port 7	Data Reg	ister			H'FF0	6		Port 7		
Bit	7	6	5	4	3	2	1	0		
	P77DR	P76DR	P75DR	P74DR	P73DR	P72DR	P71DR	P70DR		
Initial value	0	0	0	0	0	0	0	0		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	Stores output data for the port 7 pins (P77 to P70)									
PADR—Port A	A Data Re	gister			H'FF0	9		Port A		
Bit	7	6	5	4	3	2	1	0		
		_	_		PA3DR	PA2DR	PA1DR	PA0DR		
Initial value	Undefined	Undefined	Undefined	Undefined	0	0	0	0		
Read/Write	_	_	_	_	R/W	R/W	R/W	R/W		
					Stores	output da pins (PA3	ta for the to PA0)	port A		

782

PBDR—Port B Data Register				H'FF0A				Port B	}	
Bit	7	6	5	4	3	2	1	0		
	PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR	PB0DR		
Initial value	0	0	0	0	0	0	0	0		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Stores output data for the port B pins (PB7 to PB0)										
PCDR—Port C	Data Re	gister			H'FF0	B		Port C	1	
Bit	7	6	5	4	3	2	1	0		
	PC7DR	PC6DR	PC5DR	PC4DR	PC3DR	PC2DR	PC1DR	PC0DR		
Initial value	0	0	0	0	0	0	0	0		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Stores output data for the port C pins (PC7 to PC0) PDDR—Port D Data Register H'FF0C Port D										
		-	_							
Bit	7	6	5	4	3	2	1	0		
	PD7DR 0	PD6DR 0	PD5DR 0	PD4DR 0	PD3DR	PD2DR 0	PD1DR 0	PD0DR		
Initial value Read/Write	R/W	0 R/W	R/W	R/W	0 R/W	R/W	R/W	0 R/W		
Stores output data for the port D pins (PD7 to PD0)										
PEDR—Port E	Data Reg	gister			H'FF0	D		Port E	C	
Bit	7	6	5	4	3	2	1	0		
	PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR		
Initial value	0	0	0	0	0	0	0	0		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	Stores output data for the part E pips (PE7 to PE0)									

Stores output data for the port E pins (PE7 to PE0)

HITACHI


PFDR—Port F I	Data Regi	ster			H'FF0E			Port F
Bit	7	6	5	4	3	2	1	0
	PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR	PF0DR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PGDR—Port G	Data Reg	ister			H'FF0F			Port G
	Data Keg							Port G
Bit	7	6	5	4	3	2	1	0
	-	_	_	PG4DR	PG3DR	PG2DR	PG1DR	PG0DR
Initial value	Undefined	Undefined	Undefined	0	0	0	0	0
Read/Write				R/W	R/W	R/W	R/W	R/W

Stores output data for the port G pins (PG4 to PG0)



H'FF10

TPU0




- Notes: 1. Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1. 2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer
 - register setting has priority, and compare match/input capture does not occur.

HITACHI



H'FF11

TPU0



0	TGRB operates normally
1	TGRB and TGRD used together for
	buffer operation

786

TPU0

Bit :	7			6 5		5 4			3	2 1		0					
	IC	DB:	3		IOB2	IOB1		IOB0		IOA3	10	DA2	10/	۹1	IOA0		
Initial value :		0			0	0		0		0		0	0)	0		
R/W :	R	R/W			R/W	R/\	Ν	R/W		R/W	R/W		R/	W	R/W		
	Г																
	TGF	R0/	A I/C	D C	ontrol												
	0	0	0	0	TGR0A is	5	Output disabled										
				1	output		Init	ial output is	s 0				ut at compare match				
			1	0	compare		out	put			1 0	utput a	t comp	are n	natch		
				1	register						Tog	ggle ou	tput at	comp	pare match		
		1	0	0				tput disable									
				1			Initi	ial output is	s 1		0 o	utput a	t comp	are n	natch		
			1	0			out	put				utput a					
				1											pare match		
	1	0	0	0	TGR0A is	-		oture input	SO	urce		ut capti		<u> </u>			
				1	input capt	ture	isT	IOCA0 pin				ut capti					
			1	*	register							ut capti					
		1	*	*				oture input						TCNT	1 count-		
							cha	nnel 1/cou	nt	clock	up/	count-c	lown				
														*	: Don't care		

TGR0B I/O Control

0	0	0	0	TGR0B is	Output disabled	
			1	output	Initial output is 0	0 output at compare match
		1	0	compare	output	1 output at compare match
			1	register		Toggle output at compare match
	1	0	0		Output disabled	
			1		Initial output is 1	0 output at compare match
		1	0		output	1 output at compare match
			1			Toggle output at compare match
1	0	0	0	TGR0B is	Capture input source	Input capture at rising edge
			1	input capture	isTIOCB0 pin	Input capture at falling edge
		1	*	register		Input capture at both edges
	1	*	*		Capture input source is	Input capture at TCNT1 count-
					channel 1/count clock	up/count-down*1

*: Don't care

Note: When bits TPSC2 to TPSC0 in TCR1 are set to B'000 and ø/1 is used as the TCNT1 count clock, this setting is invalid and input capture is not generated.

HITACHI

TIOR0L—Timer I/O Control Register 0L

H'FF13

Bit	:	: _	7 6		5	i	4	3	2	1	0			
			IOD3	IOD2	101	D1	IOD0	IOC3	IOC2	IOC1	IOC0			
Initial val	ue	: `	0	0	0)	0	0	0	0	0			
R/W	:	:	R/W	R/W	R/	W	R/W	R/W	R/W	R/W	R/W			
			TGR0C I/	Control										
			0 0 0) ic	Out	put disable	d						
				1 output 0 compa 1 registe	re		al output is		1 output at	compare m compare m put at comp	natch			
			1 0	0		Out	put disable	d	00					
				1		Initi	al output is	1	0 output at	compare m	natch			
			1	0		out	out		natch					
			1 0 0	1 0 TGR00	lie	Car	tura incut i		Toggle output at compare match Input capture at rising edge					
				1 input c			oture input : OCC0 pin	source		ire at falling edge				
			1	* registe		1311	0000 pill			ire at both e				
			1 *	*		Cap	oture input	source is		ire at TCNT				
					channel 1			nt clock	up/count-d	own				
			reç ge						l TGR0C is ture/outpu	used as a				
			Control								1			
0	0	- F	0 TGR0E		utput dis				t compara r	natch	-			
			1 output 0 compai		itiai outp itput	JULIS	0		t compare n t compare n		1			
		' F	1 register		nput				tput at com					
	1	0	0		utput dis	sable	d							
			1	In	itial outp	out is	1		t compare r					
		- H	0	οι	itput				t compare r					
-		-					·		tput at com		-			
1	0	· –	0 TGR0E				source is		ure at rising		4			
		_	1 input ca * register		OCD0 p	חונ			ure at falling ure at both		-			
	1		* register		anture i	nout	source is				1			
	1.1						nt clock		capture at TCNT1 count- unt-down*1					

*: Don't care

up/count-down*1

Notes: 1. When bits TPSC2 to TPSC0 in TCR1 are set to B'000 and ø/1 is used as the TCNT1 count clock, this setting is invalid and input capture is

channel 1/count clock


- as the TCRTT count clock, this setting is invalid and input capture is not generated.When the BFB bit in TMDR0 is set to 1 and TGR0D is used as a buffer register, this setting is invalid and input capture/output compare is not generated.
- Note: When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

HITACHI

TPU0

TIER0—Timer Interrupt Enable Register 0

H'FF14



HITACHI


789


TPU0

TSR0—Timer Status Register 0

H'FF15

TPU0






790

TCNT0—Ti		H'FF16									TPU0						
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
									Up-co	ountei	r						
IGR0B—Ti	ime	er Gei	neral	Reg	ister	0B				H']	FF18 FF1A FF1C	1					TPU0
TGR0B—Ti TGR0C—Ti	ime ime	er Gei er Gei	neral neral	Reg Reg	ister ister	0B 0C				H'] H']							TPU0
TGR0A—Ti TGR0B—Ti TGR0C—Ti TGR0D—Ti Bit	ime ime	er Gei er Gei	neral neral	Reg Reg	ister ister	0B 0C	10	9	8	H'] H']	FF1A FF1C		4	3	2	1	TPU0
ГGR0B—Ti ГGR0C—Ti ГGR0D—Ti	ime ime	er Gei er Gei er Gei	neral neral neral	Reg Reg Reg	ister ister ister	0B 0C 0D	10	9	8	H'] H'] H']	FF1A FF1C FF1F		4	3	2	1	
ГGR0B—Ti ГGR0C—Ti ГGR0D—Ti	ime ime ime	er Gei er Gei er Gei	neral neral neral	Reg Reg Reg	ister ister ister	0B 0C 0D	10	9	8	H'] H'] H']	FF1A FF1C FF1F		4	3	2	1	



H'FF20

TPU1



Note: * Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.


792



H'FF21

* * *

1



*: Don't care

Note: MD3 is a reserved bit. In a write, it should always be written with 0.

_

HITACHI



TPU1

Bit :		7			6	5	4	4 3		2	1	0
	I	OB	3		IOB2	IOB1	IOB0	IOA	3	IOA2	IOA1	IOA0
nitial value :		0			0	0	0	0		0	0	0
R/W :	I	R/W			R/W	R/W	R/W	R/W	/	R/W	R/W	R/W
	Г											
	ΤG	R1/	a I/	ос	ontrol							
	0	0	0	0	TGR1A is	Outpu	t disabled					
				1	output	Initial	output is 0		00	output at co	mpare mat	ch
			1	0	compare	output	•		1 0	utput at co	mpare mat	ch
				1	register				То	aale output	t at compar	e match
		1	0	0	regiotoi	Outpu	t disabled			99.0 00.00	i al compa	
		·	Ũ	1			output is 1		0.0	utput at co	mpare mat	ch
			1	0		output	•				mpare mat	
			·	1		o aip ai					t at compar	
	1	0	0	0	TGR1A is	Captu	re input sour	ce	· · ·	<u> </u>	at rising ed	
		-	-	1	input		CA1 pin		· ·		at falling ed	0
			1	*	capture		and pill				at both edg	0
		1	*	*	register	Captu	re input sour	ce is	· ·		at generati	
		.			- 3		A compare n				R0A compa	
							apture			ut capture		

TGR1B I/O Control

0 0 0 0 TGR1B is Output disabled Initial output is 0 1 output 0 output at compare match 1 0 compare output 1 output at compare match register Toggle output at compare match 1 1 0 0 Output disabled 0 output at compare match 1 Initial output is 1 1 0 output 1 output at compare match 1 Toggle output at compare match 1 0 0 0 TGR1B is Capture input source Input capture at rising edge 1 input isTIOCB1 pin Input capture at falling edge 1 * capture Input capture at both edges 1 * register Capture input source is Input capture at generation of * TGR0C compare match/ TGR0C compare match/input input capture capture


*: Don't care

794

TIER1—Timer Interrupt Enable Register 1

H'FF24

TPU1




HITACHI

TSR1—Timer Status Register 1

H'FF25

TPU1



Note: Can only be written with 0 for flag clearing.

796


TCNT1—T	TCNT1—Timer Counter 1										H'FF26								
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Initial value):	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
w 	hen s up	e cou coun -cour	nting on ters.	overfl	ow/u	nderf	-			chan	nel. I	n oth			-		on		
TGR1A—T TGR1B—T				0							FF28 FF2A						TPU1		
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Initial value	e :	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	' R/W	R/W	'R/W	R/W		

HITACHI



H'FF30

TPU2




1	TCNT cleared by counter clearing for another channel
	performing synchronous clearing/synchronous operation*

Note: Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

798




H'FF31



*: Don't care

Note: MD3 is a reserved bit. In a write, it should always be written with 0.

HITACHI



7 4 3 Bit ÷ 6 5 2 1 0 IOB3 IOB2 IOB1 IOB0 IOA3 IOA2 IOA1 IOA0 Initial value : 0 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W · TGR2A I/O Control 0 0 0 0 TGR2A is Output disabled 1 output Initial output is 0 0 output at compare match 1 0 compare output 1 output at compare match 1 register Toggle output at compare match 1 0 0 Output disabled Initial output is 1 0 output at compare match 1 1 0 output 1 output at compare match 1 Toggle output at compare match 0 0 TGR2A is Capture input source Input capture at rising edge 1 * 1input capture1*register isTIOCA2 pin Input capture at falling edge Input capture at both edges

*: Don't care

TGR2B I/O Control

	-					
0	0	0	0	TGR2B is	Output disabled	
			1	output	Initial output is 0	0 output at compare match
		1	0	compare	output	1 output at compare match
			1	register		Toggle output at compare match
	1	0	0		Output disabled	
			1		Initial output is 1	0 output at compare match
		1	0		output	1 output at compare match
			1			Toggle output at compare match
1	*	0	0	TGR2B is	Capture input source	Input capture at rising edge
			1	input capture	isTIOCB2 pin	Input capture at falling edge
		1	*	register		Input capture at both edges


*: Don't care

HITACHI

TIER2—Timer Interrupt Enable Register 2

H'FF34

TPU2




HITACHI

TSR2—Timer Status Register 2

H'FF35

TPU2




Note: Can only be written with 0 for flag clearing.


802

TCNT2-		H'FF36										TPU2					
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial v	alue :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
								Up/	down	-coun	nter*						
Note :	wher	e cou 1 cour 2-coui	nting o	overfl								•			0		
TGR2A-	—Time	er Ge	neral	Reg	ister	2A				H'	FF38	;					TPU2
TGR2B-	—Time	er Ge	neral	Reg	ister	2B				H'	FF3A	1					
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		L			<u> </u>	<u> </u>	<u> </u>	<u> </u>		<u> </u>		<u> </u>				<u> </u>	
Initial v	alue :	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

HITACHI




TMR0 TMR1




Note: * Only 0 can be written to bits 7 to 5, to clear these flags.

HITACHI

TCORA0—Time Constant Register A0H'FF6CTMR0TCORA1—Time Constant Register A1H'FF6DTMR1




Initial value: R/W :



Note: 1. Only 0 can be written, to clear the flag.

TCSR is write-protected by a password to prevent accidental overwriting. For details see section 12.2.5, Notes on Register Access.

HITACHI



Note: * Only 0 can be written, to clear the flag.


RSTCSR is write-protected by a password to prevent accidental overwriting. For details see section 12.2.5, Notes on Register Access.

HITACHI



H'FF78

SCI0




Selects asynchronous mode or clocked synchronous mode

	enea eynem eneae meae
0	Asynchronous mode


1 Clocked synchronous mode

HITACHI



Note: etu: Elementary time unit (time for transfer of 1 bit)

HITACHI




Note: For details, see section 13.2.8, Bit Rate Register (BRR)

HITACHI

SCR0—Serial Control Register 0

H'FF7A




HITACHI

SCI0


SCR0—Serial Control Register 0

H'FF7A

Smart Card Interface 0




HITACHI



Stores data for serial transmission

SSR0—Serial Status Register 0

H'FF7C




Note: Only 0 can be written, to clear the flag.


HITACHI


SSR0—Serial Status Register 0

Bit



Note: Only 0 can be written, to clear the flag.






H'FF80

SCI1

SMR1—Serial Mode Register 1

	•
0	Asynchronous mode
1	Clocked synchronous mode

818



H'FF80


Smart Card Interface 1

SMR1—Serial Mode Register 1

High/low fixing control possible in addition to clock output

ON/OFF control (set by SCR)

Note: etu: Elementary time unit (time for transfer of 1 bit)




Note: For details, see section 13.2.8, Bit Rate Register (BRR)

SCR1—Serial Control Register 1

Bit

H'FF82




HITACHI

SCI1


SCR1—Serial Control Register 1

H'FF82

Smart Card Interface 1



822



Stores data for serial transmission

HITACHI

SSR1—Serial Status Register 1

Bit


H'FF84

7 6 5 4 3 2 0 1 TDRE RDRF ORER TEND MPB MPBT FER PER Initial value : 0 0 0 0 1 1 0 0 R/(W)* R/W R/(W)* R/(W)* R/(W)* R/(W)* R R R/W Multiprocessor Bit Transfer 0 Data with a 0 multiprocessor bit is transmitted 1 Data with a 1 multiprocessor bit is transmitted Multiprocessor Bit 0 [Clearing condition] When data with a 0 multiprocessor bit is received
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state
 Image: second state

 Transmit End 0 [Clearing conditions] • When 0 is written to TDRE after reading TDRE = 1 When the DTC is activated by a TXI interrupt and writes data to TDR 1 [Setting conditions] • When the TE bit in SCR is 0 • When TDRE = 1 at transmission of the last bit of a 1-byte serial transmit character Parity Error 0 [Clearing condition] When 0 is written to PER after reading PER = 1 [Setting condition] When, in reception, the number of 1 bits in the receive data plus the parity bit does not match the parity setting (even or odd) specified by the O/E bit in SMR Framing Error 0 [Clearing condition] • When 0 is written to FER after reading FER = 1 1 [Setting condition] When the SCI checks whether the stop bit at the end of the receive data when reception ends, and the stop bit is 0 Overrun Error 0 [Clearing condition] When 0 is written to ORER after reading ORER = 1 [Setting condition] When the next serial reception is completed while RDRF = 1 **Receive Data Register Full** 0 [Clearing conditions] • When 0 is written to RDRF after reading RDRF = 1 When the DTC is activated by an RXI interrupt and reads data from RDR 1 [Setting condition] When serial reception ends normally and receive data is transferred from RSR to RDR Transmit Data Register Empty 0 [Clearing conditions] • When 0 is written to TDRE after reading TDRE = 1 When the DTC is activated by a TXI interrupt and writes data to TDR 1 [Setting conditions] • When the TE bit in SCR is 0 When data is transferred from TDR to TSR and data can be written to TDR


Note: Only 0 can be written, to clear the flag.


SSR1—Serial Status Register 1



Note: Only 0 can be written, to clear the flag.

HITACHI





H'FF88

clocked synchronous mode


SMR2—Serial Mode Register 2

	· · · · , · · · · · · · · ·
0	Asynchronous mode
1	Clocked synchronous mode

HITACHI

827

SCI2




H'FF88

Smart Card Interface 2



HITACHI

SMR2—Serial Mode Register 2




Note: For details, see section 13.2.8, Bit Rate Register (BRR)

HITACHI

SCR2—Serial Control Register 2

H'FF8A



830


HITACHI

SCI2


SCR2—Serial Control Register 2

H'FF8A

Smart Card Interface 2




HITACHI



Stores data for serial transmission

SSR2—Serial Status Register 2


H'FF8C




Note: Only 0 can be written, to clear the flag.

HITACHI

SSR2—Serial Status Register 2



Note: Only 0 can be written, to clear the flag.




ADDRAH—A/D Data Register AH	H'FF90	A/D Converter
ADDRAL —A/D Data Register AL	H'FF91	
ADDRBH — A/D Data Register BH	H'FF92	
ADDRBL —A/D Data Register BL	H'FF93	
ADDRCH—A/D Data Register CH	H'FF94	
ADDRCL — A/D Data Register CL	H'FF95	
ADDRDH—A/D Data Register DH	H'FF96	
ADDRDL —A/D Data Register DL	H'FF97	
0		

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	—			-	—	_
Initial value	:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Store the results of A/D conversion

Analog Inp	out Channel	A/D Data Register
Group 0	Group 1	AD Dala Register
AN0	AN4	ADDRA
AN1	AN5	ADDRB
AN2	AN6	ADDRC
AN3	AN7	ADDRD

ADCSR—A/D Control/Status Register




HITACHI

837

A/D

ADCR—A/D Control Register

H'FF99




838

HITACHI


A/D

TCSR1—Timer Control/Status Register 1



TCSR is write-protected by a password to prevent accidental overwriting. For details see section 12.2.5, Notes on Register Access.

HITACHI



Bit	7	6	5	4	3	2	1	0
	P47	P46	P45	P44	P43	P42	P41	P40
Initial value	*	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R	R

State of port 4 pins

Note: * Determined by the state of pins P47 to P40.

840

PORT7—Port 7 Register

_

H'FFB6

Port 7

Bit	7	6	5	4	3	2	1	0
	P77	P76	P75	P74	P73	P72	P71	P70
Initial value	*	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R	R

State of port 7 pins

Note: * Determined by the state of pins P77 to P70.

PORT9—Port	9 Register	•			Port 9				
Bit	7	6	5	4	3	2	1	0	
	P97	P96	_	_	_	—		_	
Initial value	*	*							-
Read/Write	R	R	R	R	R	R	R	R	
	State of p	ort 9 pins							

Note: * Determined by the state of pins P97 and P96.

PORTA—Por	t A Registe	er	H'FFB	Por				
Bit	7	6	5	4	3	2	1	0
	_	_	_	_	PA3	PA2	PA1	PA0
Initial value	Undefined	Undefined	Undefined	Undefined	*	*	*	*
Read/Write	—	—	—	—	R	R	R	R
						State of p	ort A pins	

Note: * Determined by the state of pins PA3 to PA0.

HITACHI

PORTB—Port	B Registe	r			Port B				
Bit	7	6	5	4	3	2	1	0	_
	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	
Initial value	*	*	*	*	*	*	*	*	-
Read/Write	R	R	R	R	R	R	R	R	

State of port B pins

Note: * Determined by the state of pins PB7 to PB0.

6	5	4	3	2	1	•
D 00			0	2	1	0
PC6	PC5	PC4	PC3	PC2	PC1	PC0
*	*	*	*	*	*	*
R	R	R	R	R	R	R
_			R R R		R R R R R	R R R R R

Note: * Determined by the state of pins PC7 to PC0.

PORTD—Port	D Registe	er			Port D				
Bit	7	6	5	4	3	2	1	0	
	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0]
Initial value	*	*	*	*	*	*	*	*	-
Read/Write	R	R	R	R	R	R	R	R	
				0					

State of port D pins

Note: * Determined by the state of pins PD7 to PD0.

842

PORTE—Port E Register

H'FFBD

Port E

Bit	7	6	5	4	3	2	1	0
	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
Initial value	*	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R	R

State of port E pins

Note: * Determined by the state of pins PE7 to PE0.


PORTF—Port F Register				H'FFBE				Port F	
Bit	7	6	5	4	3	2	1	0	_
	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0	
Initial value	*	*	*	*	*	*	*	*	1
Read/Write	R	R	R	R	R	R	R	R	
				State of p	ort F pins				

Note: * Determined by the state of pins PF7 to PF0.

PORTG—Port G Register				H'FFBF				Port G	
Bit	7	6	5	4	3	2	1	0	_
	_	_	—	PG4	PG3	PG2	PG1	PG0	
Initial value	Undefined	Undefined	Undefined	*	*	*	*	*	_
Read/Write	—	_	—	R	R	R	R	R	
					Stat	e of port G	pins		

Note: * Determined by the state of pins PG4 to PG0.

HITACHI



C.1 Port 1 Block Diagrams

Figure C-1 (a) Port 1 Block Diagram (Pins P10 and P11)

844




Figure C-1 (b) Port 1 Block Diagram (Pins P12 and P13)




Figure C-1 (c) Port 1 Block Diagram (Pins P14 and P16)





Figure C-1 (d) Port 1 Block Diagram (Pins P15 and P17)



C.2 Port 3 Block Diagrams

Figure C-2 (a) Port 3 Block Diagram (Pins P30 and P33)

848




Figure C-2 (b) Port 3 Block Diagram (Pins P31 and P34)




Figure C-2 (c) Port 3 Block Diagram (Pins P32 and P35)




Figure C-2 (d) Port 3 Block Diagram (Pin P36)

C.3 Port 4 Block Diagram




Figure C-3 Port 4 Block Diagram (Pins P40 to P47)

852

C.4 Port 7 Block Diagrams




Figure C-4 (a) Port 7 Block Diagram (Pin P70)

HITACHI




Figure C-4 (b) Port 7 Block Diagram (Pin P71)




Figure C-4 (c) Port 7 Block Diagram (Pins P72 and P73)




Figure C-4 (d) Port 7 Block Diagram (Pin P74)




Figure C-4 (e) Port 7 Block Diagram (Pin P75)




Figure C-4 (f) Port 7 Block Diagram (Pin P76)




Figure C-4 (g) Port 7 Block Diagram (Pin P77)

C.5 Port 9 Block Diagram





Figure C-5 Port 9 Block Diagram (Pins P96 and P97)

860








Figure C-6 (a) Port A Block Diagram (Pin PA0)

861




Figure C-6 (b) Port A Block Diagram (Pin PA1)




Figure C-6 (c) Port A Block Diagram (Pin PA2)




Figure C-6 (d) Port A Block Diagram (Pin PA3)

C.7 Port B Block Diagram




Figure C-7 Port B Block Diagram (Pins PB0 to PB7)

865

C.8 Port C Block Diagram




Figure C-8 Port C Block Diagram (Pins PC0 to PC7)

866

C.9 Port D Block Diagram




Figure C-9 Port D Block Diagram (Pins PD0 to PD7)

HITACHI

C.10 Port E Block Diagram




Figure C-10 Port E Block Diagram (Pins PE0 to PE7)

868

C.11 Port F Block Diagrams




Figure C-11 (a) Port F Block Diagram (Pin PF0)

HITACHI




Figure C-11 (b) Port F Block Diagram (Pin PF1)

870




Figure C-11 (c) Port F Block Diagram (Pin PF2)




Figure C-11 (d) Port F Block Diagram (Pin PF3)

872




Figure C-11 (e) Port F Block Diagram (Pins PF4 to PF6)




Figure C-11 (f) Port F Block Diagram (Pin PF7)

874

C.12 Port G Block Diagrams




Figure C-12 (a) Port G Block Diagram (Pin PG0)

HITACHI




Figure C-12 (b) Port G Block Diagram (Pin PG1)

876




Figure C-12 (c) Port G Block Diagram (Pins PG2 and PG3)




Figure C-12 (d) Port G Block Diagram (Pin PG4)

878

Appendix D Pin States

D.1 Port States in Each Processing State

Table D-1 I/O Port States in Each Processing State

Port Name Pin Name P17 to P14		MCU Operating Mode	Power- On Reset	Manual Reset	Hardware Standby Mode	Software Standby Mode, Watch Mode	Bus- Released State	Program Execution State, Sleep Mode, Subsleep Mode
		4 to 7	Т	keep	Т	keep	keep	I/O port
P13/TIOCD0/TCLKB/A23 P12/TIOCC0/TCLKA/A22 P11/TIOCB0/A21		7	Т	keep	т	keep	keep	I/O port
	Address output selected by AEn bit	4 to 6	Т	keep	Т	[OPE= 0] T [OPE= 1] keep	Т	Address output
	Port selected	4 to 6	Т	keep	Т	keep	keep	I/O port
P10/TIO	CA0/A20	7	Т	keep	Т	keep	keep	I/O port
	Address output	4, 5	L	keep	Т	[OPE= 0]	т	Address output
	selected by AEn bit	6	т			T [OPE= 1] keep		
	Port selected	4 to 6	T*	keep	Т	keep	keep	I/O port
Port 3		4 to 7	Т	keep	Т	keep	keep	I/O port
Port 4		4 to 7	Т	Т	Т	Т	Т	Input port
P77 to P74		4 to 7	Т	keep	т	keep	keep	I/O port
P73/TM		7	Т	keep	Т	keep	keep	I/O port
P72/TMO0/CS6 P71/CS5 P70/TMRI01/TMCI01/CS4		4 to 6	т	keep	т	[DDR·OPE= 0] T [DDR·OPE= 1] H	Т	[DDR = 0] Input port [DDR = 1] $\overline{CS7} \text{ to } \overline{CS4}$
P97/DA1 P96/DA0		4 to 7	Т	Т	Т	[DAOEn= 1] keep [DAOEn= 0] T	keep	Input port
Port A		7	Т	keep	Т	keep	keep	I/O port
	Address output selected by AEn bit	4, 5	L	keep	Т	[OPE= 0]	Т	Address output
		6	т			T [OPE= 1] keep		
	Port selected	4 to 6	T*	keep	т	keep	keep	I/O port

HITACHI

Port N Pin Na		MCU Operating Mode	Power- On Reset	Manual Reset	Hardware Standby Mode	Software Standby Mode Watch Mode	Bus- , Released State	Program Execution State, Sleep Mode, Subsleep Mode
Port B		7	Т	keep	Т	keep	keep	I/O port
	Address output selected by AEn bit	4, 5	L	keep	Т	[OPE= 0]	Т	Address output
		6	Т			T [OPE= 1] keep		
	Port selected	4 to 6	T*	keep	Т	keep	keep	I/O port
Port C		4, 5	L	keep	Т	[OPE= 0] T [OPE= 1] keep	Т	Address output
		6	Т	keep	Т	[DDR·OPE= 0] T [DDR·OPE= 1] keep	Т	[DDR = 0] Input port [DDR = 1] Address output
		7	Т	keep	Т	keep	keep	I/O port
Port D		4 to 6	т	Т	Т	Т	Т	Data bus
		7	т	keep	т	keep	keep	I/O port
Port E	8-bit bus	4 to 6	Т	keep	Т	keep	keep	I/O port
	16-bit bus	4 to 6	Т	т	Т	Т	Т	Data bus
		7	Т	keep	т	keep	keep	I/O port
PF7/ø		4 to 6	Clock output	[[DDR = 0] Input port [DDR = 1] Clock output	Т	[DDR= 0] Input port [DDR= 1] H	[DDR= 0] Input port [DDR= 1] Clock output	[DDR= 0] Input port [DDR= 1] Clock output
		7	т	keep	Т	[DDR= 0] Input port [DDR= 1] H	[DDR= 0] Input port [DDR= 1] Clock output	[DDR= 0] Input port [DDR= 1] Clock output
PF6/ AS , PF5/RD, PF4/HWR		4 to 6	Н	Η	Т	[OPE= 0] T [OPE= 1] H	Т	AS, RD, HWR
		7	Т	keep	Т	keep	keep	I/O port
PF3/LV IRQ3	WR/ADTRG/	7	Т	keep	Т	keep	keep	I/O port
	8-bit bus	4 to 6	(Mode 4)	keep	Т	keep	keep	I/O port
	16-bit bus	4 to 6	H (Modes 5 and 6) T	Н	Т	[OPE= 0] T [OPE= 1] H	Т	LWR

Table D-1 I/O Port States in Each Processing State (cont)

880

Port Name Pin Name	MCU Operating Mode	Power- On Reset	Manual Reset	Hardware Standby Mode	Software Standby Mode Watch Mode	Bus- , Released State	Program Execution State, Sleep Mode, Subsleep Mode
PF2/WAIT	4 to 6	Т	keep	Т	[WAITE= 0] keep [WAITE= 1] T	[WAITE= 0] keep [WAITE= 1] T	[WAITE= 0] I/O port [WAITE= 1] WAIT
	7	Т	keep	Т	keep	keep	I/O port
PF1/BACK/BUZZ	4 to 6	Т	keep	Т	[BRLE= 0] keep [BRLE= 1] H	L	[BRLE= 0] I/O port [BRLE= 1] BACK
	7	Т	keep	Т	keep	keep	I/O port
PF0/BREQ/IREQ2	4 to 6	т	keep	Т	[BRLE= 0] keep [BRLE= 1] T	Т	[BRLE= 0] I/O port [BRLE= 1] BREQ
	7	Т	keep	Т	keep	keep	I/O port
PG4/CS0	<u>4, 5</u> 6	H T	keep	Т	[DDR·OPE= 0] T [DDR·OPE= 1] H	Т	$[DDR = 0]$ Input port $[DDR = 1]$ $\overline{CS0}$
							(In sleep mode and subsleep mode: H)
	7	Т	keep	т	keep	keep	I/O port
PG3/CS1 PG2/CS2 PG1/CS3/IRQ7	4 to 6	Т	keep	Т	[DDR·OPE= 0] T [DDR·OPE= 1] H	Т	[DDR= 0] Input port [DDR= 1] CS1 to CS3
	7	Т	keep	Т	keep	keep	I/O port
PG0/IRQ6	4 to 7	Т	keep	Т	keep	keep	I/O port
Legend:							

Table D-1 I/O Port States in Each Processing State (cont)

Legend:

H: High level

L: Low level

T: High impedance

keep: Input port becomes high-impedance, output port retains state

DDR Data direction register

OPE: Output port enable

WAITE: Wait input enable

BRLE: Bus release enable

Note: * L in modes 4 and 5 (address output)

HITACHI

Appendix E Timing of Transition to and Recovery from Hardware Standby Mode

Timing of Transition to Hardware Standby Mode

(1) To retain RAM contents with the RAME bit set to 1 in SYSCR, drive the RES signal low at least 10 states before the STBY signal goes low, as shown below. RES must remain low until STBY signal goes low (delay from STBY low to RES high: 0 ns or more).




Figure E-1 Timing of Transition to Hardware Standby Mode

(2) To retain RAM contents with the RAME bit cleared to 0 in SYSCR, or when RAM contents do not need to be retained, RES does not have to be driven low as in (1).

Timing of Recovery from Hardware Standby Mode

Drive the $\overline{\text{RES}}$ signal low and the NMI signal high approximately 100 ns or more before $\overline{\text{STBY}}$ goes high to execute a power-on reset.




Figure E-2 Timing of Recovery from Hardware Standby Mode

882

Appendix F Product Code Lineup


Product Ty	/ре	Product Code	Mark Code	Package	
H8S/2237	Mask ROM version	HD6432237	HD6432237(***)TE	100-pin TQFP (TFP-100B)	
			HD6432237(***)TF	100-pin TQFP (TFP-100G)	
			HD6432237(***)F	100-pin QFP (FP-100A)	
			HD6432237(***)FA	100-pin QFP (FP-100B)	
	ZTAT version	HD6472237	HD6472237TE10	100-pin TQFP (TFP-100B)	
			HD6472237TF10	100-pin TQFP (TFP-100G)	
			HD6472237F10	100-pin QFP (FP-100A)	
			HD6472237FA10	100-pin QFP (FP-100B)	
H8S/2235	Mask ROM version	HD6432235	HD6432235(***)TE	100-pin TQFP (TFP-100B)	
			HD6432235(***)TF	100-pin TQFP (TFP-100G)	
			HD6432235(***)F	100-pin QFP (FP-100A)	
			HD6432235(***)FA	100-pin QFP (FP-100B)	
H8S/2233	Mask ROM version	HD6432233	HD6432233(***)TE	100-pin TQFP (TFP-100B)	
			HD6432233(***)TF	100-pin TQFP (TFP-100G)	
			HD6432233(***)F	100-pin QFP (FP-100A)	
			HD6432233(***)FA	100-pin QFP (FP-100B)	
H8S/2227	Mask ROM version	HD6432227	HD6432227(***)TE	100-pin TQFP (TFP-100B)	
			HD6432227(***)TF	100-pin TQFP (TFP-100G)	
			HD6432227(***)F	100-pin QFP (FP-100A)	
			HD6432227(***)FA	100-pin QFP (FP-100B)	
H8S/2225	Mask ROM version	HD6432225	HD6432225(***)TE	100-pin TQFP (TFP-100B)	
			HD6432225(***)TF	100-pin TQFP (TFP-100G)	
			HD6432225(***)F	100-pin QFP (FP-100A)	
			HD6432225(***)FA	100-pin QFP (FP-100B)	
H8S/2223	Mask ROM version	HD6432223	HD6432223(***)TE	100-pin TQFP (TFP-100B)	
			HD6432223(***)TF	100-pin TQFP (TFP-100G)	
			HD6432223(***)F	100-pin QFP (FP-100A)	
			HD6432223(***)FA	100-pin QFP (FP-100B)	
Note: (***	() is the ROM code		. ,	,	

Table F-1 H8S/2237 Series and H8S/2227 Series Product Code Lineup

Note: (***) is the ROM code.

HITACHI

Appendix G Package Dimensions






Figure G-1 TFP-100B Package Dimensions




Figure G-2 TFP-100G Package Dimensions




Figure G-3 FP-100A Package Dimensions




Figure G-4 FP-100B Package Dimensions

H8S/2237 Series, H8S/2227 Series Hardware Manual

Publication Date:	1st Edition, August 1998				
	2nd Edition, December 1998				
Published by:	Electronic Devices Sales & Marketing Group				
	Semiconductor & Integrated Circuits Group				
	Hitachi, Ltd.				
Edited by:	Technical Documentation Group				
	UL Media Co., Ltd.				
Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.					