

LED System Driver ICs

ICLS6021J ICLS6022J ICLS6022G ICLS6023J

Off-Line LED Current Mode Controllers with Integrated 650 V CoolMOS™ & Startup Cell

ICLS6x Series

Data Sheet

Version 1.0, 2011-05-19

Industrial & Multimarket

Edition 2011-05-19

Published by Infineon Technologies AG 81726 Munich, Germany © 2011 Infineon Technologies AG

© 2011 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Revision Histo	ory	
Page or Item	Subjects (major changes since previous revision)	
Version 1.0, 20)11-05-19	
	New ICs added: ICLS6022G and ICLS6023J	
Version 1.0, 20)10-08-10	
	First edition	

Trademarks of Infineon Technologies AG

AURIX[™], C166[™], CanPAK[™], CI POS[™], CIPURSE[™], EconoP ACK[™], CoolMOS[™], CoolSET[™], CORECONTROL[™], CROSSAVE[™], DAVE[™], EasyPIM[™], EconoBRIDGE[™], Econ oDUAL[™], EconoPIM[™], EiceDRIVER[™], eup ec[™], FC OS[™], HITFET[™], Hybri dPACK[™], I² RF[™], ISOFACE[™], IsoPACK[™], MIPAQ[™], ModSTACK[™], my-d[™], NovalithIC[™], OptiMOS[™], OR IGA[™], PR IMARION[™], Prim ePACK[™], PrimeSTACK[™], PRO-SIL[™], PR OFET[™], RASIC[™], R everSave[™], SatRIC[™], SIEGET[™], SINDRION[™], SIPMOS[™], SmartLEWIS[™], SOLID FLASH[™], TEMPFET[™], thinQ![™], TRENCHSTOP[™], TriCore[™].

Other Trademarks

Advance Design System[™] (ADS) of Agilent Technologies, A MBA[™], ARM[™], MULTI-ICE[™], KEIL[™], PRIMECELL[™], REALVIEW[™], THUMB[™], µVision[™] of ARM Limited, UK. AUTOSAR[™] is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetoo th SIG Inc. CAT-iq™ of D ECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EM V™ of EMVC o, LLC (Visa Holdings In c.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corp oration. FlexRay™ is licensed by FlexRay Consortium. HYPERTE RMINAL™ of Hilgraeve Incorporated. IEC[™] of C ommission Electrot echnique Internationale. IrDA[™] of Infrared D ata Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. Mifare™ of NXP. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MUR ATA MANUFACTU RING CO., MICR OWAVE OFFI CE™ (MWO) of Applied Wa ve Re search In c., OmniVision[™] of OmniVision Technologies, Inc. Openwave[™] Openwave Systems Inc. RED HAT[™] Red Hat, Inc. RFMD[™] RF Micro Devices, Inc. SIRIUS[™] of Sirius Satellite Radio Inc. SOLARIS[™] of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUS HIKI KAISHA TA. UNIX[™] of X/Open Company Limited. VERILOG[™], PALLADIUM[™] of Cadence Design Systems, Inc. VLYNQ[™] of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2011-02-24



Table of Contents

Table of Contents

	Table of Contents	. 4
	List of Figures	. 5
	List of Tables	. 6
	Current Mode Controllers with Integrated 650 V Startup Cell/Depletion CoolMOS™	. 7
1 1.1 1.2 1.3 1.4 1.5	Pin Configuration and Functionality Pin Configuration for PG-DIP-8-6 PG-DIP-8-6 Package Pin Configuration for PG-DSO-16/12 PG-DSO-16/12 Package Pin Functionality	.9 .9 10 10
2	Block Diagram	12
3 3.1 3.2 3.3 3.4 3.4.1 3.4.2 3.4.3 3.5 3.5.1 3.5.2 3.6 3.6.1 3.6.2 3.6.2.1 3.6.2.2 3.6.2.3	Functional Description Introduction Power Management Startup Phase PWM Section Oscillator and Jittering PWM Latch FF1 Gate Driver Current Limiting Leading Edge Blanking Propagation Delay Compensation Control Unit Adjustable Blanking Window Protection Modes Auto Restart Mode during Startup Auto Restart Mode during RUN Mode Floating Load Protection (FLP)	 13 14 15 16 17 18 19 19 21 21 22 22 23 23
4 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5 4.3.6	Electrical Characteristics Absolute Maximum Ratings Operating Range Characteristics Supply Section Internal Voltage Reference PWM Section Control Unit Current Limiting CoolMOS™ Section	24 25 25 26 26 27 27
5	Temperature Derating Curves	29
6 6.1 6.2 7M	Outline Dimensions Outline Dimensions of PG-DIP-8-6 Outline Dimensions of PG-DSO-16/12 arking	31 31
4 191	winning	<u>ے</u> ر



List of Figures

List of Figures

Figure 1	Typical application of ICLS602xX controllers	8
Figure 2	Pin configuration of PG-DIP-8-6 (top view).	9
Figure 3	Pin configuration of PG-DSO-16/12 (top view)	. 10
Figure 4	Block diagram of ICLS602xX controllers	. 12
Figure 5	Power management of ICLS602xX controllers	
Figure 6	Soft start	. 15
Figure 7	Startup phase	. 15
Figure 8	PWM section.	. 16
Figure 9	Gate driver	. 17
Figure 10	Current limiting	. 18
Figure 11	Leading edge blanking	. 19
Figure 12	Peak current overshooting	. 19
Figure 13	Overcurrent shutdown	. 20
Figure 14	Dynamic voltage threshold V _{csth}	. 20
Figure 15	Adjustable blanking window	. 21
Figure 16	Auto Restart mode during startup	. 22
Figure 17	Auto Restart mode during RUN mode	. 23
Figure 18	Safe Operating Area (SOA) curve for ICLS6021J	. 29
Figure 19	Safe Operating Area (SOA) curve for ICLS6022J and ICLS6022G	. 29
Figure 20	Safe Operating Area (SOA) curve for ICLS6023J	. 30
Figure 21	SOA temperature derating coefficient curve	. 30
Figure 22	PG-DIP-8-6 (Pb-free lead plating plastic dual inline outline)	. 31
Figure 23	PG-DSO-16/12 (plastic dual inline).	. 31
Figure 24	Marking for ICLS602xX controllers	. 32



List of Tables

List of Tables

Table 1	Pin Configuration for PG-DIP-8-6	9
	Pin Configuration for PG-DSO-16/12	
Table 3	Protection modes	22



Current Mode Controllers with Integrated 650 V Startup Cell/Depletion CoolMOS™

Product Highlights

- Constant power
- Adjustable blanking window for high-load jumps to increase reliability
- Frequency jittering for low EMI
- · Pb-free lead plating, RoHS-compilant

Features

- Frequency jittering for low EMI
- Constant power
- 650 V avalanche-rugged CoolMOS™ with built-in switchable startup cell
- 67 kHz fixed switching frequency
- Auto Restart mode for overtemperature detection
- Auto Restart mode for overvoltage detection
- Auto Restart mode for overload and open loop
- Auto Restart mode for VCC undervoltage
- Floating Load Protection (FLP) mode in the case of open loads
- User-defined soft start
- Minimum number of external components required
- Maximum duty cycle of 75 %
- Overall tolerance of current limiting < ± 5 %
- Internal leading edge blanking
- BiCMOS technology provides a wide VCC range



Description

ICLS6x Series controllers employ a fixe d-frequency operation mode op timized for of fline L ED lighting. The integrated constant power function (patented by Infineon Techologies AG) and the frequency jitter enable high performance without investment of too much effort in stabilization of the system and filtering in terms of EMC.

A wide VCC range up to 26 V is provided by use of BiCMOS technology to cover changes in the auxiliary supply voltage if a CV/CC regulation is implemented on the secondary side.

Auto Restart Mode is entered in the case of overtemperature, VCC overvoltage, output open loop or overload and VCC undervoltage. If an open load event occurs, the device enters the so-called Floating Load Protection (FLP) mode to protect the LED against destruction. The dimensions of the transformer and the secondary diode can be reduced owing to the internal precise peak current limitation to yield greater cost efficiency.




Figure 1 Typical application of ICLS6x Series controllers

Туре	Package	Marking	$V_{\rm DS}$	Fosc	R _{DSon} 1)	230V AC ±1 5% ²⁾	110V AC ±1 5% ²⁾
ICLS6021J	PG-DIP-8-6	ICLS6021J	650 V	67 kHz	6.45 Ω	12 W	5 W
ICLS6022J	PG-DIP-8-6	ICLS6022J	650 V	67 kHz	4.70 Ω	17 W	9 W
ICLS6022G	PG-DSO-16/12	ICLS6022G	650 V	67 kHz	4.70 Ω	17 W	9 W
ICLS6023J	PG-DIP-8-6	ICLS6023J	650 V	67 kHz	1.70 Ω	26 W	15 W

1) typ. @ T = 25 °C

2) Calculated maximum input power rating at T_a = 80 °C, T_i = 125 °C and without copper area as heat sink



Pin Configuration and Functionality

1 Pin Configuration and Functionality

1.1 Pin Configuration for PG-DIP-8-6

Table 1Pin Configuration for PG-DIP-8-6

Pin	Symbol	Function					
1	SoftS	Soft start					
2	FB	Feedback					
3	CS	Current Sense / 650 V ¹⁾ depletion CoolMOS source™					
4D	rain	650 V ¹⁾ depletion CoolMOS source™					
5D	rain	650 V ¹⁾ depletion CoolMOS source™					
6	n.c.	Not connected					
7	VCC	Controller supply voltage					
8	GND	Controller ground					
1) @T-	110 °C						

1) @ T_j = 110 °C

1.2 PG-DIP-8-6 Package




Figure 2 Pin configuration of PG-DIP-8-6 (top view)



Pin Configuration and Functionality

1.3 Pin Configuration for PG-DSO-16/12

Table 2 Pin Configuration for PG-DSO-16/12						
Pin	Symbol	Function				
1	n.c.	Not connected				
2	SoftS	Soft start				
3	FB	Feedback				
4	CS	Current Sense / 650 V ¹⁾ depletion CoolMOS source™				
5D	rain	650 V ¹⁾ depletion CoolMOS source™				
6D	rain	650 V ¹⁾ depletion CoolMOS source™				
7D	rain	650 V ¹⁾ depletion CoolMOS source™				
8D	rain	650 V ¹⁾ depletion CoolMOS source™				
9	n.c.	Not connected				
10	n.c.	Not connected				
11	VCC	Controller supply voltage				
12	GND	Controller ground				
$\frac{12}{1}$		Controller ground				

1) @ T_j = 110 °C

1.4 PG-DSO-16/12 Package




Figure 3 Pin configuration of PG-DSO-16/12 (top view)



Pin Configuration and Functionality

1.5 Pin Functionality

SoftS (soft start, auto restart & frequency jittering control)

The SoftS pin combines the soft start function during startup and the error detection function for Auto Restart mode. These functions are implemented and can be adjusted by means of an external capacitor at the SoftS pin connected to ground. This capacitor also provides an adjustable blanking window for high load jumps before the IC enters Auto Restart mode. In addition, this pin is also used to control the period of frequency jittering under normal loads.

FB (feedback)

The information on the regulation is provided by the FB pin to the internal protection unit and to the internal PWM comparator to control the duty cycle. In the event of an open load event, the device enters the Flo ating Load Protection (FLP) mode.

CS (current sense)

The current sen se pin senses the voltage developed on the series resistor inserted into the source of the integrated depletion $CoolMOS^{TM}$. If CS reaches the internal threshold of the current limit comparator, the driver output is immediately switched off. The current information is provided to the PWM comparator to realize the current mode.

Drain (drain of integrated depletion CoolMOS[™])

The drain pin provides the connection to the drain of the internal depletion CoolMOS™.

VCC (power supply)

The VCC pin is the positive supply of the IC. The operating range of the supply is between 10.3 V and 26 V.

GND (ground)

The GND pin is the common ground of the controller.



Block Diagram

2 Block Diagram




Figure 4 Block diagram of ICLS6x Series controllers



3 Functional Description

All valu es used in the functional description are typical valu es. When calcula ting the worst cases, the minimium/maximum values listed in **Electrical Characteristics** on page **24** have to be considered.

3.1 Introduction

For ICLS6x Series controllers, a high voltage startup cell is integrated into the system IC, which is switched off once the undervoltage lockout-on threshold of 18 V is exceeded. This startup cell is part of the integrated depletion CoolMOS[™]. The external startup resistor is no longer necessary as the startup cell is connected to the drain, resulting in reduced power losses. This increases the efficiency under light load conditions drastically.

The soft start capacitor is also used for providing an adjustable blanking window for high load jumps. The overload detection function is disabled during this window. With this concept, no further external components are necessary to adjust the blanking window.

An Auto Restart mode is implemented in the IC toreduce the average power conversion in the event of malfunction or unsafe operating conditions in the LED drives. This feature increases the system's robustness and safety, which would otherwise lead to a de struction of the LED drive. Once the malfunction is corrected, normal operation is automatically initiated after the next startup phase.

Together with the soft s tart capacitor, the feedback can also sense a missing load, which leads to rising output and auxiliary voltages. This triggers the Floating Load Protection (FLP) mode. When feedback falls below 1.35 V, the Soft Start voltage begins to rise up to a threshold of 4 V (depends on the C4 value) and the IC is switched into FLP mode.

The precise internal peak current limitation reduces the costs for the transformer and the secondary diode. The influence of the change in the input voltage on the power limitation can be avoided together with the integrated Propagation Delay Compensation circuit. Consequently, the maximum power is practically independent of the input voltage required for wide range LED drives. There is no need for additional oversizing of the LED drives – e.g., for the transformer or the secondary diode.



3.2 Power Management




Figure 5 Power management of ICLS6x Series controllers

The undervoltage lockout function monitors the external supply voltage V_{VCC} . When the LED drive is connected to the main line, theinternal startup cell is biased and starts to charge the external capacitor C_{VCC} , which is connected to the VCC pin. The VCC charge current that is provided by the startup cell from the drain pin is 1.05 mA. If V_{VCC} exceeds the on-threshold V_{CCon} (= 18 V), the bias circuit is switched on. Then the startup cell is switched off by the undervoltage lockout; therefore no power losses are present due to the connection of the startup cell to the drain voltage. An hysteresis loop is implemented to avoid uncontrolled ringing at switch-on. Switch-off of the controller can only take place after the active mode has been entered and V_{VCC} has fallen below 10.3 V.

The maximum current consumption before the controller is activated is about 300 μ A.

If V_{VCC} falls below the off-threshold V_{CCoff} (= 10.3 V), the bias circuit is switched off and a power-down reset causes discharging of the soft-start capacitor C_{SoftS} at pin SoftS via T4 (see Figure 5). This ensures in every startup cycle that the voltage ramp at the SoftS pin starts at zero.

The bias circuit is switched off if Auto Restart mode is entered. The current consumption is then reduced to 300 μ A. Once the malfunction condition is resolved, this block will then turn back on. The recovery from Auto Restart mode does not require disconnection of the LED drive from the AC line.



3.3 Startup Phase




Figure 6 Soft start

At the beginning of the startup phase, the IC provides a soft start period during which it controls the maximum primary current by means of duty cycle limitation. A capacitor C_{Softs} in combination with the internal pull-up resistor R_{SoftS} determines the duty cycle until V_{SoftS} exceeds 3.2 V.

When the soft start begins, C_{SoftS} is immediately charged up to a pprox. 0.8 V by T2. The soft start phase takes place between 0.8 V and 3.2 V. Above V_{SoftsS} = 3.2 V there is no lon ger any duty cycle limitation DC_{max} that is controlled by the comparator C7 sin ce the comparator C2 blocks the gate G7 (see Figure 7). This maximum charge current in the very first stage when V_{SoftS} is below 0.8 V is limited to 0.9 mA.




Figure 7 Startup phase



As a consequence of this extra charge stage, there is no delay at the beginning of the startup phase when there is still no switching. Furthermore, soft start is finished at 3.2 V to have maximum power capability even earlier. The duty cycles DC_1 and DC_2 vary according to the mains and the primary inductance of the transformer. The limitation of the primary current by DC_2 is related to $V_{SoftS} = 3.2$ V. However, DC_1 is related to a maximum primary current, which is limited by the internal current limiting function with CS = 1 V. Therefore the maximum startup phase is divided into a soft start phase until t1 and a phase from t1 to t2 during which maximum power is pr ovided if demanded by the FB signal.

3.4 **PWM Section**




Figure 8 PWM section

3.4.1 Oscillator and Jittering

The oscillator generates a fixed frequency with frequency jittering of ± 4 % from the fixed frequency (i.e., ± 2.7 kHz for 67 kHz) at a jittering period T_{FJ}. The switching frequency is f_{switch} = 67 kHz.

A resistor, a capa citor, a cu rrent source and current sink for determining the frequency are integrated. The charging and discharging current of the implemented oscillator capacitor are internally trimmed in order to achieve a very accurate switching frequency. The ratio of controlled charge to discharge current is a djusted to reach a maximum duty cycle limitation of $D_{max} = 0.75$.

Once the soft start period is over and the IC has entered normal mode, the soft start capacitor is charged and discharged through the internal current source I_{FJ} to generate a triangular waveform with a jittering period T_{FJ} , which is externally adjustable by means of the soft start capacitor, C_{SoftS} (see Figure 6).

$$T_{FJ} = k_{FJ} * C_{SoftS} \tag{1}$$

where k_{FJ} is a constant = 4 ms/ μ F. For example: T_{FJ} = 4 ms if C_{SoftS} = 1 μ F.



3.4.2 PWM Latch FF1

The oscillator clock output provides a s et pulse to the PWM latch when initiating the internal CoolMOS[™] conduction. After being set, the PWM latch can be reset by the PWM comparator, the soft start comparator or the current limit comparator. In resetting situations the driver is shut down immediately.

3.4.3 Gate Driver

The gate driver is a fast totem pole gate drive designed to avoid cross conduction currents. It is active low at voltages below the undervoltage lockout threshold V_{VCCoff} .




Figure 9 Gate driver



3.5 Current Limiting




Figure 10 Current limiting

Cycle-by-cycle current limiting realized by the current limit comparator C10 to provide overcurrent detection (see **Figure 10**). The source current of the integrated depletion CoolMOSTM is sensed by means of an external sense resistor R_{Sense} . By means of R_{Sense} the source current is transformed to a sense voltage V_{Sense} which is fed to the CS pin. If V_{Sense} exceeds the internal threshold voltage V_{csth} the comparator C10 immediately turns off the gate drive by resetting the PWM latch FF1. A Propagation Delay Compensation circuit is added to support immediate shutdown without delay of the integrated internal CoolMOSTM in the case of current limiting. The influence of the AC input voltage on the maximum output power can be suppressed as a result.

To prevent the current limiting function from causing distortions by leading edge spikes, a Leading Edge Blanking circuit is integrated into the current sense path for the comparator C10 and the PWM OP.



3.5.1 Leading Edge Blanking

Each time when the integrated internal CoolMOSTM is switched on, a leading edge spike is generated due to the primary-side capacitances and secondary-side rectifier reverse recovery time. This spike can cause the gate drive to switch off unintentionally. To avoid premature termination of the switching pulse, this spike is blanked out with a time constant of t_{LEB} = 220 ns. During this time, the gate drive will not be switched off. This is illustrated in **Figure 11**.




Figure 11 Leading edge blanking

3.5.2 Propagation Delay Compensation

In the case of overcurrent detection, switch-off of the integrated internal Cool MOSTM is delayed due to the propagation delay of the circuit. This delay causes an overshoot of the peak current I_{peak}, which depends on the ratio of dl/dt of the peak current (see Figure 12).




Figure 12 Peak current overshooting

The overshoot of Signal2 is greater than that of Signal1 due to the steeper rising waveform. This change in the slope varies according to the AC input voltage. A Propagation Delay Compensation circuit is integrated to limit the overshoot dependency on dl/dt of the rising primary current. This means that the propagation delay between the time the current sense threshold V_{csth} is exceed ed and switch- off of the integrated inernal Coo IMOSTM is compensated over temperature within a wide range.



Extremely precise current limiting is now possible.

For example, $I_{peak} = 0.5 \text{ A}$ with $R_{Sense} = 2 \Omega$. Without propagation delay compensation the current sense threshold is set to a static voltage level $V_{csth} = 1 \text{ V}$. A current ramp of dl/dt = 0.4 A/ μ s (that means, dV_{Sense}/dt = 0.8 V/ μ s), and a propagation delay time $t_{Propagation Delay} = 180$ ns then leads to an I_{peak} overshoot of 14.4 %. With propagation delay compensation the overshoot is only about 2 % (see Figure 13).




Figure 13 Overcurrent shutdown

Propagation delay compensation is realized by means of a dynamic threshold voltage V_{csth} (see Figure 14). If the slope is steeper, driver switch-off takes place earlier to compensate for the delay.




Figure 14 Dynamic voltage threshold V_{csth}



3.6 Control Unit

The Control Unit contains the functions for the Auto Restart and Floating Load Protection (FLP) modes. The Auto Restart mode is combined with an adjustable blanking window, which varies according to the value of the external soft start capacitor. The IC avoids entering into either of these two modes accidentally by means of this adjustable blanking window. The window also provides a certain time during which overload detection is delayed. This delay is useful for applications that normally work with a low current and occ asionally require a short duration of high current.

3.6.1 Adjustable Blanking Window

 V_{SoftS} swings between 3.2 V and 3.6 V after the LED drive has settled and S2 is on while S3 is off. This behavior is due to the frequency jittering function that makes use of the soft start pin. If overload occurs, V_{FB} exceeds 4.5 V. The Auto Restart mode cannot be entered as the gate G5 is still blocked by the comparator C3. However, after V_{FB} has exceeded 4.5 V, the switch S2 is opened and S3 is closed. The external soft start capacitor can then be further charged by the integrated pull-up resistor R_{SoftS} through the switch S3. The comparator C3 releases the gate G5 once V _{SoftS} has exceeded 4.0 V. This means that Auto Restart mode cannot be entered during the charging time of the external capacitor C_{SoftS} .




Figure 15 Adjustable blanking window



3.6.2 **Protection Modes**

The IC provides several protection features to increase the LED drive's robustness and safety. The following table shows the possible system failures and the corresponding protection modes.

VCC Overvoltage	Auto Restart mode during startup
Overtemperature	Auto Restart mode during RUN mode
Overload	Auto Restart mode during RUN mode
Open Loop	Auto Restart mode during RUN mode
VCC Undervoltage	Auto Restart mode during RUN mode
Floating Load Protection (FLP)	Floating Load Protection mode

3.6.2.1 Auto Restart Mode during Startup

The VCC voltage is observed by the comparator C13 if 20.5 V is exceeded. The output of C13 is combined with both the output of C3, which che cks for V_{SoftS} < 4.0 V, and the output of C4, which checks for V_{FB} > 4.5 V. Therefore, overvoltage detection can only be active during the soft start phase (V_{SoftS} < 4.0 V) and if the FB signal is outside the operating range (> 4.5 V). This means any small voltage overshoots of V_{VCC} occurring during normal operation cannot trigger the Auto Restart mode during startup.




Figure 16 Auto Restart mode during startup

In order to ensure system reliability and prevent any false activation, a blanking time is implemented before the IC can enter Auto Restart mode during startup. The output of the VCC overvoltage detection circuit is fed into a spike blanking with a time constant of 8.0 μ s.



The other fault detection function which can result in the Auto Restart mode during startup and has the 8.0 μ s blanking time is for overtemperature detection. This block checks for a junction temperature of higher than 140 °C for malfunctioning operation.

Once Auto Restart mode is entered, the internal bias is switched off in order to reduce the current consumption of the IC as much as possible . In this mode, the average current consumption is only 300 μ A as the only working blocks are the reference block and the Undervoltage Lockout (UVLO), which controls the startup cell by switching on/off at V_{VCCon}/V_{VCCoff}.

As there is no longer a self supply provided by the auxiliary winding, VCC starts to drop. The UVLO switches on the integrated startup cell when VCC falls below 10.3 V. It continues to charge VCC up to 18 V, at which point it is switched off again and the IC enters the startup phase.

Once all fault conditions have been removed, the IC automatically powers up as usual with a switching cycle at the GATE output after the soft start period has elapsed – hence the name Auto Restart mode.

3.6.2.2 Auto Restart Mode during RUN Mode

In the case of overload or open loop, the FB voltage exceeds 4.5 V, which is observed by C4. At this time, the external soft start capacitor can then be further charged by the integrated pull-up resistor R_{SoftS} via the switch S3 (see Figure 15). If V _{SoftS} exceeds 4.0 V, which is observed by C3, Auto Restart mode during RUN mod e is activated as both inputs of the gate G5 are high.




Figure 17 Auto Restart mode during RUN mode

This charging of the soft start capacitor from $3.2 \text{ V} \sim 3.6 \text{ V}$ to 4.0 V defines a blanking window, which prevents the system from entering Auto Restart mode during RUN mode unintentionally during large load jumps. In this event, FB will rise close to 5.0 V for a short duration before the loop regulates FB to less than 4.5 V.

In the case of VCC undervoltage – i.e., VCC falls below 10.3 V, the IC is turned off with the startup cell charging VCC as described earlier in this section. Once VCC is charged to above 18 V, the IC starts a new startup cycle.

This blanking time window for the Floating Load Protection mode can be forced via the external C_{SoftS} capacitor.

3.6.2.3 Floating Load Protection (FLP)

The circuit starts up as usual, but a missing load leads to a rise in the output and auxiliary voltages.

Reaching the VCC thr eshold of 24.5 V (voltage divider RD2/R4 and Q2) leads to a re duction in the feedback voltage and hence to reduced output current pulses in order to keep the output voltage below the maximum rating of the components. If the feedback level falls below 1.35 V, the Soft Start voltage begins to rise up to a threshold of 4 V (depends on the C4 value) and the IC is switched into the FLP mode.



4 Electrical Characteristics

All voltages are measured in respect to ground (GND, pin 8). The voltage levels are valid if other ratings are not violated.

4.1 Absolute Maximum Ratings

Absolute maximum ratings are defined as ratings, which when exceeded may lead to destruction of the integrated circuit. For the same reason, ensure that any ca pacitor to be connected to pin 7 (VCC) is discharged before assembling the application circuit.

Parameter	Controller	Symbol	Limit	Values	Unit	Remarks
			min.	max.		
Drain/source voltage	ICLS602xX	V _{DS}	-6	50	V	T _j = 110°C
	ICLS6021J	I _{D_Puls1}	-1	.6	Α	
Pulse drain current, t _p	ICLS6022J	I _{D_Puls2}	-2	.3	Α	
limited by max. T _j =1 50 °C	ICLS6022G	I _{D_Puls3}	-2	.3	А	
	ICLS6023J	I _{D_Puls4}	-6	.1	Α	
	ICLS6021J	E _{AR1}	-0	.005	mJ	
Avalanche energy,	ICLS6022J	E _{AR2}	-0	.01	mJ	
repetitive t_{AR} limited by max. T _i =1 50 °C ¹⁾	ICLS6022G	E _{AR3}	-0	.01	mJ	
	ICLS6023J	E _{AR4}	-0	.15	mJ	
	ICLS6021J	I _{AR1}	-0	.3	Α	
Avalanche current,	ICLS6022J	I _{AR2}	-0	.5	Α	
repetitive t_{AR} limited by max. T _i =150 °C ¹⁾	ICLS6022G	I _{AR3}	-0	.5	Α	
	ICLS6023J	I _{AR4}	-1	.5	Α	
VCC supply voltage	ICLS602xX	V _{VCC}	-0.3	27	V	
FB voltage	ICLS602xX	V_{FB}	-0.3	5.0	V	
SoftS voltage	ICLS602xX	V _{SoftS}	-0.3	5.0	V	
CS voltage	ICLS602xX	V _{CS}	-0.3	5.0	V	
Junction temperature	ICLS602xX	Тj	-40	150	°C	Controllers & CoolMOS™
Storage temperature	ICLS602xX	T _s	-55	150	°C	
Thermal resistance		Р	_	90	K/W	PG-DIP-8-6
 junction ambient 	ICLS602xX	R_{thJA}	_	110	K/W	PG-DSO-16/12
ESD capability	ICLS602xX	V _{ESD}	_	2	kV	Human body model ²⁾

1) Repetetive avalanche causes additional power losses that can be calculated as $P_{AV} = E_{AR}^* f$

2) According to EIA/JESD22-A114-B (discharging a 100 pF capacitor through a 1.5 k Ω series resistor)



4.2 Operating Range

The IC op erates as described in the functional description once the values listed here lie with in the operating range.

Parameter	Symbol	Limit V	/alues	Unit	Remarks
		min.	max.		
VCC supply voltage	V _{VCC}	V _{VCCoff}	26	V	
Junction temperature of controller	T _{jCon}	-25	130	°C	Max. value limited due to integrated thermal shutdown
Junction temperature of CoolMOS™	T _{JCoolMOS}	-25	150	°C	

4.3 Characteristics

4.3.1 Supply Section

The electrical cha racteristics in volve the spread of values guaranteed within the specified supply voltage and junction temperature range T_J from -25 °C to 130 °C. Typical values represent the median values, which are related to 25 °C. Unless otherwise stated, a supply voltage of VCC = 18 V is assumed.

Parameter	Symbol	Limit Values			Unit	Remarks
		min.	typ.	max.		
Startup current	I _{VCCstart}	_	300	450	μAV	_{VCC} = 17 V
VCC charge current	I _{VCCcharge1}			5.0	mA	V _{VCC} = 0 V
	I _{VCCcharge2}	0.55	1.05	1.60	mA	V _{VCC} = 1 V
	I _{VCCcharge3}	-0	.88	-	mA	V _{VCC} = 17 V
Leakage current of the startup cell & CoolMOS™	I _{StartLeak}	-0	.2	50	μAV	_{Drain} = 450 V at T _j = 100 °C
Supply current with inactive gate	I _{VCCsup1}	_	1.7	2.5	mA	Soft Start pin is open
Supply current with active gate	I _{VCCsup3}	-2	.5	3.6	mA	V _{SoftS} = 3.0 V I _{FB} = 0
Supply current in Auto Restart mode with inactive gate	I _{VCCrestart}	_	300	_	μAl	_{FB} = 0 I _{SoftS} = 0
Supply current in Floating Load Protection (FLP) mode with	I _{VCCFLP1}	_	500	950	μAV	_{FB} = 2.5 V I _{SoftS} = 3.0 V
inactive gate	I _{VCCFLP2}	_	500	950	μAV	_{CC} = 11.5 V V _{FB} = 2.5 V I _{SoftS} = 3.0 V
VCC turn-on threshold	V _{VCCon} V _{VCCo}	17.0	18.0	19.0	V	
VCC Turn-off threshold	_{ff} V _{VCChys}	9.6	10.3	11.0	V	
VCC Turn-on/off hysteresis		-	7.7	-	V	



4.3.2 Internal Voltage Reference

Parameter	Symbol	Limit Values			Unit	Unit Remarks	
		min.	typ.	max.			
Trimmed reference voltage	V _{REF}	4.90	5.00	5.10	V	measured at pin FB I _{FB} = 0	

4.3.3 **PWM Section**

Parameter	Symbol	Lir	nit Valu	les	Unit	Remarks
		min.	typ.	max.		
Fixed oscillator frequency	f _{OSC3}	58	67	76	kHz	
	f _{OSC4}	62	67	74.5	kHz	T _j = 25 °C
Frequency jittering range	fdelta	_	±2.7	_	kHz	T _j = 25 °C
Max. duty cycle	D _{max}	0.70	0.75	0.80		
Min. duty cycle	D _{min}	0—		_		V _{FB} < 0.3 V
PWM OP gain	A _V	3.0	3.2	3.4		
Max. level of voltage ramp	V _{Max-Ramp}	-0	.6–		V	
V _{FB} operating range, min. level	V _{FBmin}	-0	.5–		V	
V _{FB} operating range, max. level	V _{FBmax}	-	_	4.3	V	CS=1V limited by comparator C4 ¹⁾
Feedback pull-up resistor	R _{FB}	91	4	22	kΩ	
Soft start pull-up resistor	R _{SoftS}	30	45	62	kΩ	

1) This parameter is not subject to production testing and is verified by design/characterization



4.3.4 Control Unit

Parameter	Symbol	Limit Values			Unit	Remarks	
		min. typ. max.					
Deactivation level for SoftS comparator C7 by C2	V _{SoftSC2}	2.98	3.10	3.22	V	V _{FB} = 5 V	
Clamped V _{SoftS} voltage during Floating Load Protection (FLP) mode	V _{SoftScimp_FLP}	2.88	3.0	3.12	V		
Activation limit of comparator C3	V _{SoftSC3}	3.85	4.00	4.15	V	V _{FB} = 5 V	
SoftS startup current	I _{SoftSstart}	-0	.9–		mA	V _{SoftS} = 0 V	
Overload detection limit for comparator C4	V _{FBC4}	4.33	4.50	4.67	V	V _{SoftS} = 4.5 V	
Floating Load Protection level for comparator C5	V _{FBC5}	1.23	1.35	1.43	V	V _{SoftS} = 4.5 V	
Floating Load Protection level for comparator C6a	V _{FBC6a}	3.48	3.61	3.76	V	After F loating Load Pr otection mode is entered	
Floating Load Protection level for comparator C6b	V _{FBC6b}	2.88	3.0	3.12	V	After F loating Load Pr otection mode is entered	
Overvoltage detection limit	V _{VCCOVP}	19.5	20.5	21.5	V	V _{FB} = 5 V, V _{SoftS} = 3 V	
Thermal shutdown ¹⁾	T _{jSD}	130	140	150	°C		
Spike blanking	t _{Spike}	-8	.0–		μs		

1) The parameter is not subject to production testing and is verified by design/characterization

Note: The trend of all the voltage levels in the Control Unit is the same regarding the deviation except VVCCOVP.

4.3.5 Current Limiting

Parameter	Symbol	Limit Values			Unit	Remarks		
		min.	typ.	max.				
Peak current limitation (incl.		1.01	1.06	1.11	V	dV _{sense} / dt = 0.6 V/µs (PG-DIP-8-6)		
propagation delay time) (see Figure 13)	V _{csth}	1.02	1.07	1.12	V	dV _{sense} / dt = 0.6 V/µs (PG-DSO-16/12)		
Peak current limitation during Floating Load Protection mode	V _{CS2}	0.27	0.32	0.37	V			
Leading edge blanking	t _{LEB}	-2	20	_	ns	V _{SoftS} = 3.0 V		
CS input bias current	ICSbias	-1.0	-0.2	0	μAV	_{CS} = 0 V		



4.3.6 CoolMOS[™] Section

Parameter	Controller	Symbol	Lir	nit Valu	les	Unit	Remarks	
			min.	typ.	max.			
Drain/source breakdown voltage	ICLS602xX	V _{(BR)DSS}	600 650	-	-	V V	T _j = 25 °C T _j = 110 °C	
Drain/source on resistance	ICLS6021J	R_{DSon1}		6.45 13.70	7.50 17.00	Ω Ω	$T_j = 25 \text{ °C}$ $T_j = 125 \text{ °C}^{1)}$ at I _D = 0.3 A	
	ICLS6022J ICLS6022G	R_{DSon2}		4.70 10.00		$\Omega \ \Omega$	$T_j = 25 \text{ °C}$ $T_j = 125 \text{ °C}^{1)}$ at $I_D = 0.5 \text{ A}$	
	ICLS6023J	R _{DSon3}	-	1.70 3.57	1.96 4.12	Ω Ω	$T_j = 25 °C$ $T_j = 125 °C^{1)}$ at I _D = 1.5 A	
Effective output capacitance, energy-related	ICLS6021J	C _{o(er)1}	-3	.65	—	рF		
	ICLS6022J	C _{o(er)2}	-4	.75	_	pF	1/1 = 0.1/1 = 480.1/1	
	ICLS6022G	C _{o(er)3}	-4	.75	_	pF	$V_{\rm DS}$ = 0 V to 480 V	
	ICLS6023J	C _{o(er)4}	-	11.63	_	рF		
Rise time	ICLS602xX	t _{rise}	-3	0 ²⁾	–n	s		
Fall time	ICLS602xX	t _{fall}	-3	0 ²⁾	–n	s		

1) The parameter is not subject to production testing and is verified by design/characterization

2) Measured in a typical flyback converter application



LED System Driver ICs ICLS6x Series

Temperature Derating Curves

5 Temperature Derating Curves




Figure 18 Safe Operating Area (SOA) curve for ICLS6021J




Figure 19 Safe Operating Area (SOA) curve for ICLS6022J and ICLS6022G



LED System Driver ICs ICLS6x Series

Temperature Derating Curves




Figure 20 Safe Operating Area (SOA) curve for ICLS6023J




Figure 21 SOA temperature derating coefficient curve



Outline Dimensions

6 Outline Dimensions

6.1 Outline Dimensions of PG-DIP-8-6




Figure 22 PG-DIP-8-6 (Pb-free lead plating plastic dual inline outline)

6.2 Outline Dimensions of PG-DSO-16/12




Figure 23 PG-DSO-16/12 (plastic dual inline)



Marking

7 Marking




Figure 24 Marking for ICLS6x Series controllers

www.infineon.com

Published by Infineon Technologies AG