

SPP2301

DESCRIPTION

The SPP2301 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology.

This high density process is especially tailored to minimize on-state resistance.

These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits, and low in-line power loss are needed in a very small outline surface mount package.



FEATURES

- ◆ -20V/-2.8A, $R_{DS(ON)}=120m\Omega@V_{GS}=-4.5V$
- ◆ -20V/-2.0A, $R_{DS(ON)}=170m\Omega@V_{GS}=-2.5V$
- ◆ Super high density cell design for extremely low $R_{DS(ON)}$
- ◆ Exceptional on-resistance and maximum DC current capability
- ◆ SOT-23-3L package design


APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter

PIN CONFIGURATION(SOT-23-3L)



PART MARKING



Y : Year Code
W : Week Code

SPP2301

PIN DESCRIPTION

Pin	Symbol	Description
1	G	Gate
2	S	Source
3	D	Drain

ORDERING INFORMATION

Part Number	Package	Part Marking
SPP2301S23RG	SOT-23-3L	01YW

※ Week Code : A ~ Z (1 ~ 26) ; a ~ z (27 ~ 52)

※ SPP2301S23RG : Tape Reel ; Pb – Free

ABSOLUTE MAXIMUM RATINGS

(TA=25°C Unless otherwise noted)

Parameter	Symbol	Typical	Unit
Drain-Source Voltage	V _{DSS}	-20	V
Gate –Source Voltage	V _{GSS}	±12	V
Continuous Drain Current(T _J =150°C)	I _D	TA=25°C	-3.0
		TA=70°C	-2.0
Pulsed Drain Current	I _{DM}	-10	A
Continuous Source Current(Diode Conduction)	I _S	-1.6	A
Power Dissipation	P _D	TA=25°C	1.25
		TA=70°C	0.8
Operating Junction Temperature	T _J	150	°C
Storage Temperature Range	T _{STG}	-55/150	°C
Thermal Resistance-Junction to Ambient	R _{θJA}	120	°C/W

SPP2301

ELECTRICAL CHARACTERISTICS

(T_A=25°C Unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Typ	Max.	Unit
Static						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} =0V, I _D =-250uA	-20			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =-250uA	-0.45		-1.5	
Gate Leakage Current	I _{GSS}	V _{DS} =0V, V _{GS} =±12V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-20V, V _{GS} =0V			-1	uA
		V _{DS} =-20V, V _{GS} =0V T _J =55°C			-10	
On-State Drain Current	I _{D(on)}	V _{DS} ≤ -5V, V _{GS} =-4.5V	-6			A
		V _{DS} ≤ -5V, V _{GS} =-2.5V	-3			
Drain-Source On-Resistance	R _{DSS(on)}	V _{GS} =-4.5V, I _D =-2.8A		0.095	0.12	Ω
		V _{GS} =-2.5V, I _D =-2.0A		0.150	0.17	
Forward Transconductance	g _{fs}	V _{DS} =-5V, I _D =-2.8A		6.5		S
Diode Forward Voltage	V _{SD}	I _S =-1.6A, V _{GS} =0V		-0.8	-1.2	V
Dynamic						
Total Gate Charge	Q _g	V _{DS} =-6V, V _{GS} =-4.5V I _D =-2.8A		5.8	10	nC
Gate-Source Charge	Q _{gs}			0.85		
Gate-Drain Charge	Q _{gd}			1.7		
Input Capacitance	C _{iss}	V _{DS} =-6V, V _{GS} =0V f=1MHz		415		pF
Output Capacitance	C _{oss}			223		
Reverse Transfer Capacitance	C _{rss}			87		
Turn-On Time	t _{d(on)}	V _{DD} =-6V, R _L =6Ω I _D =-1.0A, V _{GEN} =-4.5V R _G =6Ω		13	25	ns
	t _r			36	60	
Turn-Off Time	t _{d(off)}			42	70	
	t _f			34	60	