

SPP2301

DESCRIPTION

The SPP2301 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology.

This high density process is especially tailored to minimize on-state resistance.

These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits, and low in-line power loss are needed in a very small outline surface mount package.



FEATURES

- ◆ -20V/-2.8A,R_{DS(ON)}=120mΩ@V_{GS}=-4.5V
- ◆ -20V/-2.0A,R_{DS(ON)}=170mΩ@V_{GS}=-2.5V
- ◆ Super high density cell design for extremely low R_{DS (ON)}
- ◆ Exceptional on-resistance and maximum DC current capability
- ◆ SOT-23-3L package design


APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter

PIN CONFIGURATION(SOT-23-3L)



PART MARKING



Y : Year Code
W : Week Code

SPP2301

PIN DESCRIPTION

Pin	Symbol	Description
1	G	Gate
2	S	Source
3	D	Drain

ORDERING INFORMATION

Part Number	Package	Part Marking
SPP2301S23RG	SOT-23-3L	01YW

※ Week Code : A ~ Z(1 ~ 26) ; a ~ z(27 ~ 52)

※ SPP2301S23RG : Tape Reel ; Pb – Free

ABSOULTE MAXIMUM RATINGS

(TA=25°C Unless otherwise noted)

Parameter		Symbol	Typical	Unit
Drain-Source Voltage		V _{DSS}	-20	V
Gate –Source Voltage		V _{GSS}	±12	V
Continuous Drain Current(T _J =150°C)	TA=25°C	ID	-3.0	A
	TA=70°C		-2.0	
Pulsed Drain Current		I _{DM}	-10	A
Continuous Source Current(Diode Conduction)		I _S	-1.6	A
Power Dissipation	TA=25°C	P _D	1.25	W
	TA=70°C		0.8	
Operating Junction Temperature		T _J	150	°C
Storage Temperature Range		T _{STG}	-55/150	°C
Thermal Resistance-Junction to Ambient		R _{θJA}	120	°C/W

SPP2301

ELECTRICAL CHARACTERISTICS

($T_A=25^\circ\text{C}$ Unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Typ	Max.	Unit
Static						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS}=0\text{V}, ID=-250\mu\text{A}$	-20			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS}=V_{GS}, ID=-250\mu\text{A}$	-0.45		-1.5	
Gate Leakage Current	I_{GSS}	$V_{DS}=0\text{V}, V_{GS}=\pm 12\text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=-20\text{V}, V_{GS}=0\text{V}$			-1	uA
		$V_{DS}=-20\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$			-10	
On-State Drain Current	$I_{D(\text{on})}$	$V_{DS} \leq -5\text{V}, V_{GS}=-4.5\text{V}$	-6			A
		$V_{DS} \leq -5\text{V}, V_{GS}=-2.5\text{V}$	-3			
Drain-Source On-Resistance	$R_{DS(\text{on})}$	$V_{GS}=-4.5\text{V}, ID=-2.8\text{A}$		0.095	0.12	\Omega
		$V_{GS}=-2.5\text{V}, ID=-2.0\text{A}$		0.150	0.17	
Forward Transconductance	g_{fs}	$V_{DS}=-5\text{V}, ID=-2.8\text{A}$		6.5		S
Diode Forward Voltage	V_{SD}	$I_S=-1.6\text{A}, V_{GS}=0\text{V}$		-0.8	-1.2	V
Dynamic						
Total Gate Charge	Q_g	$V_{DS}=-6\text{V}, V_{GS}=-4.5\text{V}$ $ID \equiv -2.8\text{A}$		5.8	10	nC
Gate-Source Charge	Q_{gs}			0.85		
Gate-Drain Charge	Q_{gd}			1.7		
Input Capacitance	C_{iss}	$V_{DS}=-6\text{V}, V_{GS}=0\text{V}$ $f=1\text{MHz}$		415		pF
Output Capacitance	C_{oss}			223		
Reverse Transfer Capacitance	C_{rss}			87		
Turn-On Time	$t_{d(on)}$	$V_{DD}=-6\text{V}, R_L=6\Omega$ $ID \equiv -1.0\text{A}, V_{GEN}=-4.5\text{V}$ $R_G=6\Omega$		13	25	ns
	t_r			36	60	
Turn-Off Time	$t_{d(off)}$			42	70	
	t_f			34	60	