




PRELIMINARY

SOLID STATE DEVICES, INC.14005 Stage Road * Santa Fe Springs, Ca 90670
Phone: (562) 404-4474 * Fax: (562) 404-1773**DESIGNER'S DATA SHEET****FEATURES:**


- Rugged construction with poly silicon gate
- Low RDS (on) and high transconductance
- Excellent high temperature stability
- Very fast switching speed
- Fast recovery and superior dv/dt performance
- Increased reverse energy capability
- Low input transfer capacitance for easy paralleling
- Hermetically sealed surface mount package
- TX, TXV and Space Level screening available

SFF75N06-28**30 AMP ^{1/}**
60 VOLTS
25mΩ
N-CHANNEL
POWER MOSFET**28 PIN CLCC****MAXIMUM RATINGS**

CHARACTERISTIC	SYMBOL	VALUE	UNIT
Drain to Source Voltage	V _{DS}	100	Volts
Drain to Gate Voltage (RGS = 1.0 mΩ)	V _{DG}	60	Volts
Gate to Source Voltage	V _{GS}	±20	Volts
Continuous Drain Current @ TC = 25°C	I _D	30	Amps
Operating and Storage Temperature	T _{op} & T _{stg}	-55 to +150	°C
Thermal Resistance, Junction to Case (All Four)	R _{θJC}	3.5	°C/W
Total Device Dissipation @ TC = 25°C	P _D	35	Watts

PACKAGE OUTLINE: 28 PIN CLCC**PIN OUT:****SOURCE:** 1, 15 - 28**DRAIN:** 5 - 11**GATE:** 2, 3, 13, 14**NOTE:**

All drain/source pins must be connected on the PC board in order to maximize current carrying capability and to minimize RDS (on)



NOTE: All specifications are subject to change without notification.
SCD's for these devices should be reviewed by SSDI prior to release.

DATA SHEET #: FT0001A

SFF75N06-28

PRELIMINARY



SOLID STATE DEVICES, INC.

14005 Stage Road * Santa Fe Springs, Ca 90670
Phone: (562) 404-4474 * Fax: (562) 404-1773

ELECTRICAL CHARACTERISTICS @ T_J =25°C (Unless Otherwise Specified)

RATING		SYMBOL	MIN	TYP	MAX	UNIT
Drain to Source Breakdown Voltage (V _{GS} =0 V, I _D =250μA)		BV_{DSS}	60	-	-	V
Drain to Source ON State Resistance^{2/} (V _{GS} = 10 V)	60% of Rated I _D , T _C = 25°C	R_{DS(on)}	-	23	25	mΩ
	Rated I _D , T _C = 25°C		-	25	27	
	60% of Rated I _D , T _C = 150°C		-	27	-	
Gate Threshold Voltage (V _{DS} =V _{GS} , I _D =250μA)		V_{GS(th)}	2	-	4	V
Forward Transconductance (V _{DS} > I _{D(on)} x R _{DS} (on) Max, I _{DS} =60% rated I _D)		g_{fs}	15	35	-	S(Ω)
Zero Gate Voltage Drain Current (V _{DS} =80% rated V _{DS} , V _{GS} =0 V, T _A = 25°C) (V _{DS} =80% rated V _{DS} , V _{GS} =0 V, T _A = 125°C)		I_{DSS}	- -	- -	10 100	μA
Gate to Source Leakage Forward	At rated V _{GS}	I_{GSS}	-	-	100	nA
Gate to Source Leakage Reverse			-	-	100	
Total Gate Charge	V _{GS} =10 Volts	Q_g	-	83	100	nC
Gate to Source Charge	50% rated V _{DS}	Q_{gs}	-	13	20	
Gate to Drain Charge	Rated I _D	Q_{gd}	-	40	55	
Turn on Delay Time	V _{DD} =50%	t_d (on)	-	20	40	nsec
Rise Time	rated V _{DS}	t_r	-	35	70	
Turn off DELAY Time	rated I _D	t_d (off)	-	65	130	
Fall Time	R _G = 6.2 Ω	t_f	-	40	80	
Diode Forward Voltage (I _S = rated I _D , V _{GS} = 0V, T _J = 25°C)		V_{SD}	-	1.47	1.6	V
Diode Reverse Recovery Time	T _J =25°C	t_{rr}	-	70	150	nsec
Reverse Recovery Charge	I _F = 10A di/dt = 100A/μsec					
Input Capacitance	V _{GS} =0 Volts	C_{iss}	-	2600	2900	pF
Output Capacitance	V _{DS} =25 Volts	C_{oss}	-	700	1100	
Reverse Transfer Capacitance	f =1 MHz	C_{rss}	-	260	275	

For thermal derating curves and other characteristic curves please contact SSDI Marketing Department.

NOTES:

1/ Die Rating: 75Amps.

2/ All package pins of the same terminations (Drain/Source/Gate) must be connected together to minimize R_{DS(on)} and maximize current carrying capability.