



**NIKO-SEM**
**N-Channel Logic Level Enhancement  
Mode Field Effect Transistor**
**P45N02LD**  
**TO-252 (DPAK)**
**PRODUCT SUMMARY**

$V_{(BR)DSS}$	$R_{DS(ON)}$	$I_D$
25	20mΩ	45A



1. GATE  
2. DRAIN  
3. SOURCE

**ABSOLUTE MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$  Unless Otherwise Noted)**

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Gate-Source Voltage		$V_{GS}$	$\pm 20$	V
Continuous Drain Current	$T_C = 25^\circ\text{C}$	$I_D$	45	A
	$T_C = 100^\circ\text{C}$		28	
Pulsed Drain Current <sup>1</sup>		$I_{DM}$	140	A
Avalanche Current		$I_{AR}$	20	
Avalanche Energy	$L = 0.1\text{mH}$	$E_{AS}$	140	mJ
Repetitive Avalanche Energy <sup>2</sup>	$L = 0.05\text{mH}$	$E_{AR}$	5.6	
Power Dissipation	$T_C = 25^\circ\text{C}$	$P_D$	55	W
	$T_C = 100^\circ\text{C}$		33	
Operating Junction & Storage Temperature Range		$T_j, T_{stg}$	-55 to 150	°C
Lead Temperature ( $\frac{1}{16}$ " from case for 10 sec.)		$T_L$	275	

**THERMAL RESISTANCE RATINGS**

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	$R_{\theta JC}$		3	
Junction-to-Ambient	$R_{\theta JA}$		70	°C / W
Case-to-Heatsink	$R_{\theta CS}$	0.7		

<sup>1</sup>Pulse width limited by maximum junction temperature.<sup>2</sup>Duty cycle ≤ 1%**ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ , Unless Otherwise Noted)**

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	25			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	0.8	1.2	2.5	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0\text{V}, V_{GS} = \pm 20\text{V}$			$\pm 250$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 20\text{V}, V_{GS} = 0\text{V}$			25	$\mu\text{A}$
		$V_{DS} = 20\text{V}, V_{GS} = 0\text{V}, T_J = 125^\circ\text{C}$			250	
On-State Drain Current <sup>1</sup>	$I_{D(\text{ON})}$	$V_{DS} = 10\text{V}, V_{GS} = 10\text{V}$	45			A

**NIKO-SEM**
**N-Channel Logic Level Enhancement  
Mode Field Effect Transistor**
**P45N02LD**  
**TO-252 (DPAK)**

Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(ON)}$	$V_{GS} = 7V, I_D = 18A$		20	30	$m\Omega$
		$V_{GS} = 10V, I_D = 20A$		15	28	
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = 15V, I_D = 30A$		16		S
<b>DYNAMIC</b>						
Input Capacitance	$C_{iss}$	$V_{GS} = 0V, V_{DS} = 15V, f = 1MHz$		600		$pF$
Output Capacitance	$C_{oss}$			290		
Reverse Transfer Capacitance	$C_{rss}$			100		
Total Gate Charge <sup>2</sup>	$Q_g$	$V_{DS} = 0.5V_{(BR)DSS}, V_{GS} = 10V,$ $I_D = 20A$		25		$nC$
Gate-Source Charge <sup>2</sup>	$Q_{gs}$			2.9		
Gate-Drain Charge <sup>2</sup>	$Q_{gd}$			7.0		
Turn-On Delay Time <sup>2</sup>	$t_{d(on)}$	$V_{DS} = 15V, R_L = 1\Omega$ $I_D \approx 30A, V_{GS} = 10V, R_{GS} = 2.5\Omega$		7.0		$nS$
Rise Time <sup>2</sup>	$t_r$			7.0		
Turn-Off Delay Time <sup>2</sup>	$t_{d(off)}$			24		
Fall Time <sup>2</sup>	$t_f$			6.0		
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (<math>T_C = 25^\circ C</math>)</b>						
Continuous Current	$I_S$	$I_F = I_S, V_{GS} = 0V$			45	$A$
Pulsed Current <sup>3</sup>	$I_{SM}$				150	
Forward Voltage <sup>1</sup>	$V_{SD}$				1.3	V
Reverse Recovery Time	$t_{rr}$	$I_F = I_S, dI_F/dt = 100A / \mu S$		37		$nS$
Peak Reverse Recovery Current	$I_{RM(REC)}$			200		
Reverse Recovery Charge	$Q_{rr}$			0.043		$\mu C$

<sup>1</sup>Pulse test : Pulse Width  $\leq 300 \mu sec$ , Duty Cycle  $\leq 2\%$ .<sup>2</sup>Independent of operating temperature.<sup>3</sup>Pulse width limited by maximum junction temperature.**REMARK: THE PRODUCT MARKED WITH "P45N02LD", DATE CODE or LOT #**

**NIKO-SEM****N-Channel Logic Level Enhancement  
Mode Field Effect Transistor****P45N02LD  
TO-252 (DPAK)****TO-252 (DPAK) MECHANICAL DATA**

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	9.35		10.1	H		0.8	
B	2.2		2.4	I	6.4		6.6
C	0.48		0.6	J	5.2		5.4
D	0.89		1.5	K	0.6		1
E	0.45		0.6	L	0.64		0.9
F	0.03		0.23	M	4.4		4.6
G	6		6.2	N			

