



**General Description**

These N-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications in notebook computers, portable phones, PCMCIA cards, and other battery powered circuits where fast switching, and low in-line power loss are needed in a very small outline surface mount package.

**Features**

- 1.1A, 30V.  $R_{DS(ON)} = 0.25\Omega$  @  $V_{GS} = 4.5V$ .
- Proprietary package design using copper lead frame for superior thermal and electrical capabilities.
- High density cell design for extremely low  $R_{DS(ON)}$ .
- Exceptional on-resistance and maximum DC current capability.
- Compact industry standard SOT-23 surface mount package.



**Absolute Maximum Ratings**  $T_A = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	NDS351N	Units
$V_{DSS}$	Drain-Source Voltage	30	V
$V_{GSS}$	Gate-Source Voltage - Continuous	20	V
$I_D$	Maximum Drain Current - Continuous (Note 1a)	$\pm 1.1$	A
	- Pulsed	$\pm 10$	
$P_D$	Maximum Power Dissipation (Note 1a) (Note 1b)	0.5	W
		0.46	
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to 150	$^\circ\text{C}$

**THERMAL CHARACTERISTICS**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	250	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	75	$^\circ\text{C/W}$



Electrical Characteristics (T <sub>A</sub> = 25°C unless otherwise noted)							
Symbol	Parameter	Conditions	Min	Typ	Max	Units	
<b>OFF CHARACTERISTICS</b>							
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	30			V	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V			1	μA	
			T <sub>J</sub> = 125°C			10	μA
I <sub>GSSF</sub>	Gate - Body Leakage, Forward	V <sub>GS</sub> = 12 V, V <sub>DS</sub> = 0 V			100	nA	
I <sub>GSSR</sub>	Gate - Body Leakage, Reverse	V <sub>GS</sub> = -12 V, V <sub>DS</sub> = 0 V			-100	nA	
<b>ON CHARACTERISTICS (Note 2)</b>							
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	0.8	1.6	2	V	
			T <sub>J</sub> = 125°C	0.5	1.3		1.5
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 1.1 A		0.185	0.25	Ω	
			T <sub>J</sub> = 125°C		0.26		0.37
			V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.4 A		0.135		0.16
I <sub>D(ON)</sub>	On-State Drain Current	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 5 V	5			A	
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 1.1 A		2.5		S	
<b>DYNAMIC CHARACTERISTICS</b>							
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz		140		pF	
C <sub>oss</sub>	Output Capacitance			80		pF	
C <sub>rss</sub>	Reverse Transfer Capacitance			18		pF	
<b>SWITCHING CHARACTERISTICS (Note 2)</b>							
t <sub>d(on)</sub>	Turn - On Delay Time	V <sub>DD</sub> = 10 V, I <sub>D</sub> = 1 A, V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 50 Ω		9	15	ns	
t <sub>r</sub>	Turn - On Rise Time			16	30	ns	
t <sub>d(off)</sub>	Turn - Off Delay Time			26	50	ns	
t <sub>f</sub>	Turn - Off Fall Time			19	40	ns	
Q <sub>g</sub>	Total Gate Charge		V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1.1 A, V <sub>GS</sub> = 5 V		2	3.5	nC
Q <sub>gs</sub>	Gate-Source Charge				1	nC	
Q <sub>gd</sub>	Gate-Drain Charge				2	nC	



NDS351N

**Electrical Characteristics** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS</b>						
$I_S$	Maximum Continuous Drain-Source Diode Forward Current				0.6	A
$I_{SM}$	Maximum Pulsed Drain-Source Diode Forward Current				5	A
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}, I_S = 1.1\text{ A}$ (Note 2)		0.8	1.2	V



Notes:

- $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.

$$P_D(t) = \frac{T_J - T_A}{R_{\theta J \phi}(t)} = \frac{T_J - T_A}{R_{\theta J \phi} + R_{\theta CA}(t)} = I_D^2(t) \times R_{DS(on)} \theta_{TJ}$$

Typical  $R_{\theta JA}$  using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

- 250°C/W when mounted on a 0.02 in<sup>2</sup> pad of 2oz copper.
- 270°C/W when mounted on a 0.001 in<sup>2</sup> pad of 2oz copper.



Scale 1 : 1 on letter size paper

- Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .