

Low Power 350 MHz Voltage Feedback Amplifiers

AD8038/AD8039

FEATURES

Low Power

1 mA Supply Current/Amp

High Speed

350 MHz, -3 dB Bandwidth (G = +1)

425 V/μs Slew Rate

Low Cost

Low Noise

8 nV/√Hz @ 100 kHz

600 fA/√Hz @ 100 kHz

Low Input Bias Current: 750 nA Max

Low Distortion

-90 dB SFDR @ 1 MHz

-65 dB SFDR @ 5 MHz

Wide Supply Range: 3 V to 12 V

Small Packaging: SOT-23-8, SC70-5, and SOIC-8

APPLICATIONS

Battery-Powered Instrumentation

Filters

A/D Drivers

Level Shifting

Buffering

High Density PC Boards

Photo Multipliers


PRODUCT DESCRIPTION

The AD8038 (single) and AD8039 (dual) amplifiers are high speed (350 MHz) voltage feedback amplifiers with an exceptionally low quiescent current of 1.0 mA/amplifier typical (1.5 mA max). The AD8038 single amplifier in the SOIC-8 package has a disable feature. Despite being low power and low cost, the amplifier provides excellent overall performance. Additionally, it offers a high slew rate of 425 V/ μ s and low input offset voltage of 3 mV max.


ADI's proprietary XFCB process allows low noise operation (8 nV/ $\sqrt{\text{Hz}}$ and 600 fA/ $\sqrt{\text{Hz}}$) at extremely low quiescent currents. Given a wide supply voltage range (3 V to 12 V), wide bandwidth, and small packaging, the AD8038 and AD8039 amplifiers are designed to work in a variety of applications where power and space are at a premium.

The AD8038 and AD8039 amplifiers have a wide input commonmode range of 1 V from either rail and will swing within 1 V of each rail on the output. These amplifiers are optimized for driving

CONNECTION DIAGRAMS



SOIC-8 (R) and SOT-23-8 (RT)



capacitive loads up to 15 pF. If driving larger capacitive loads, a small series resistor is needed to avoid excessive peaking or overshoot.

The AD8039 amplifier is the only dual, low power, high speed amplifier available in a tiny SOT-23-8 package, and the single AD8038 is available in both a SOIC-8 and an SC70-5 package. These amps are rated to work over the industrial temperature range of -40° C to $+85^{\circ}$ C.




Figure 1. Small Signal Frequency Response for Various Gains, V_{OUT} = 500 mV p-p, V_S = ± 5 V

REV. F

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

$\textbf{AD8038/AD8039--SPECIFICATIONS} \ \, (\textbf{T}_{A} = 25^{\circ}\text{C}, \, \textbf{V}_{S} = \pm 5 \, \text{V}, \, \textbf{R}_{L} = 2 \, \text{k}\Omega, \, \text{Gain} = +1, \, \text{unless otherwise noted.})$

Parameter	Conditions	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE -3 dB Bandwidth Bandwidth for 0.1 dB Flatness Slew Rate Overdrive Recovery Time Settling Time to 0.1%	$G = +1$, $V_0 = 0.5$ V p-p $G = +2$, $V_0 = 0.5$ V p-p $G = +1$, $V_0 = 2$ V p-p $G = +2$, $V_0 = 0.2$ V p-p $G = +1$, $V_0 = 2$ V Step, $R_L = 2$ k Ω G = +2, 1 V Overdrive $G = +2$, $V_0 = 2$ V Step	300	350 175 100 45 425 50 18		MHz MHz MHz MHz V/µs ns
NOISE/HARMONIC PERFORMANCE SFDR Second Harmonic Third Harmonic Second Harmonic Third Harmonic Crosstalk, Output-to-Output (AD8039) Input Voltage Noise Input Current Noise	$\begin{split} f_C &= 1 \text{ MHz, } V_O = 2 \text{ V p-p, } R_L = 2 \text{ k}\Omega \\ f_C &= 1 \text{ MHz, } V_O = 2 \text{ V p-p, } R_L = 2 \text{ k}\Omega \\ f_C &= 5 \text{ MHz, } V_O = 2 \text{ V p-p, } R_L = 2 \text{ k}\Omega \\ f_C &= 5 \text{ MHz, } V_O = 2 \text{ V p-p, } R_L = 2 \text{ k}\Omega \\ f_C &= 5 \text{ MHz, } G = +2 \\ f &= 100 \text{ kHz} \\ f &= 100 \text{ kHz} \end{split}$		-90 -92 -65 -70 -70 8 600		$\begin{array}{c} dBc \\ dBc \\ dBc \\ dBc \\ dB \\ nV/\sqrt{Hz} \\ fA/\sqrt{Hz} \end{array}$
DC PERFORMANCE Input Offset Voltage Input Offset Voltage Drift Input Bias Current Input Bias Current Drift Input Offset Current Open-Loop Gain	$V_O = \pm 2.5 \text{ V}$		0.5 4.5 400 3 25 70	3 750	$\begin{array}{c} mV \\ \mu V/^{\circ}C \\ nA \\ nA/^{\circ}C \\ \pm nA \\ dB \end{array}$
INPUT CHARACTERISTICS Input Resistance Input Capacitance Input Common-Mode Voltage Range Common-Mode Rejection Ratio	$R_{L} = 1 \text{ k}\Omega$ $V_{CM} = \pm 2.5 \text{ V}$	61	10 2 ±4 67		MΩ pF V dB
OUTPUT CHARACTERISTICS DC Output Voltage Swing Capacitive Load Drive	R_L = 2 kΩ, Saturated Output 30% Overshoot, G = +2		±4 20		V pF
POWER SUPPLY Operating Range Quiescent Current per Amplifier Power Supply Rejection Ratio	SupplySupply	3.0 -71 -64	1.0 -77 -70	12 1.5	V mA dB dB
POWER-DOWN DISABLE* Turn-On Time Turn-Off Time Disable Voltage—Part is OFF Disable Voltage—Part is ON Disabled Quiescent Current Disabled In/Out Isolation	f = 1 MHz		$ \begin{array}{c} 180 \\ 700 \\ +V_S - 4.5 \\ +V_S - 2.5 \\ 0.2 \\ -60 \end{array} $		ns ns V V mA dB

^{*}Only available in AD8038 SOIC-8 package.

Specifications subject to change without notice.

-2-REV. F

$\label{eq:special_problem} \textbf{SPECIFICATIONS} \ \, (\textbf{T}_{A}=25^{\circ}\text{C},\, \textbf{V}_{S}=5\,\, \textbf{V},\, \textbf{R}_{L}=2\,\, k\Omega \,\, \text{to}\,\, \textbf{V}_{S}/2,\, \text{Gain}=+1,\, \text{unless otherwise noted.})$

Parameter	Conditions	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE -3 dB Bandwidth Bandwidth for 0.1 dB Flatness Slew Rate Overdrive Recovery Time Settling Time to 0.1%	$G = +1, V_O = 0.2 \text{ V p-p}$ $G = +2, V_O = 0.2 \text{ V p-p}$ $G = +1, V_O = 2 \text{ V p-p}$ $G = +2, V_O = 0.2 \text{ V p-p}$ $G = +1, V_O = 2 \text{ V Step}, R_L = 2 \text{ k}\Omega$ G = +2, 1 V Overdrive $G = +2, V_O = 2 \text{ V Step}$	275 340	300 150 30 45 365 50 18		MHz MHz MHz MHz V/µs ns
NOISE/HARMONIC PERFORMANCE SFDR Second Harmonic Third Harmonic Second Harmonic Third Harmonic Crosstalk, Output-to-Output Input Voltage Noise Input Current Noise	$\begin{split} f_C &= 1 \text{ MHz}, V_O = 2 \text{ V p-p}, R_L = 2 \text{ k}\Omega \\ f_C &= 1 \text{ MHz}, V_O = 2 \text{ V p-p}, R_L = 2 \text{ k}\Omega \\ f_C &= 5 \text{ MHz}, V_O = 2 \text{ V p-p}, R_L = 2 \text{ k}\Omega \\ f_C &= 5 \text{ MHz}, V_O = 2 \text{ V p-p}, R_L = 2 \text{ k}\Omega \\ f_C &= 5 \text{ MHz}, G = 2 \text{ V p-p}, R_L = 2 \text{ k}\Omega \\ f &= 5 \text{ MHz}, G = +2 \\ f &= 100 \text{ kHz} \\ f &= 100 \text{ kHz} \end{split}$		-82 -79 -60 -67 -70 8 600		dBc dBc dBc dBc dB nV/√Hz fA/√Hz
DC PERFORMANCE Input Offset Voltage Input Offset Voltage Drift Input Bias Current Input Bias Current Drift Input Offset Current Open-Loop Gain	$V_0 = \pm 2.5 \text{ V}$		0.8 3 400 3 30 70	3 750	mV μV/°C nA nA/°C ±nA dB
INPUT CHARACTERISTICS Input Resistance Input Capacitance Input Common-Mode Voltage Range Common-Mode Rejection Ratio	$R_L = 1 \text{ k}\Omega$ $V_{CM} = \pm 1 \text{ V}$	59	10 2 1.0–4.0 65		MΩ pF V dB
OUTPUT CHARACTERISTICS DC Output Voltage Swing Capacitive Load Drive	$R_L = 2 \text{ k}\Omega$, Saturated Output 30% Overshoot		0.9–4.1 20		V pF
POWER SUPPLY Operating Range Quiescent Current per Amplifier Power Supply Rejection Ratio		3 -65	0.9 -71	12 1.5	V mA dB
POWER-DOWN DISABLE* Turn-On Time Turn-Off Time Disable Voltage—Part is OFF Disable Voltage—Part is ON Disabled Quiescent Current Disabled In/Out Isolation	f = 1 MHz		$210 \\ 700 \\ +V_S - 4.5 \\ +V_S - 2.5 \\ 0.2 \\ -60$		ns ns V V mA dB

^{*}Only available in AD8038 SOIC-8 package.

Specifications subject to change without notice.

REV. F -3-

ABSOLUTE MAXIMUM RATINGS*

Supply Voltage
Power Dissipation See Figure 2
Common-Mode Input Voltage $\dots \pm V_S$
Differential Input Voltage ±4 V
Storage Temperature -65° C to $+125^{\circ}$ C
Operating Temperature Range40°C to +85°C
Lead Temperature Range (Soldering 10 sec) 300°C

^{*}Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

MAXIMUM POWER DISSIPATION

The maximum safe power dissipation in the AD8038/AD8039 package is limited by the associated rise in junction temperature (T_j) on the die. The plastic encapsulating the die will locally reach the junction temperature. At approximately 150°C, which is the glass transition temperature, the plastic will change its properties. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the AD8038/AD8039. Exceeding a junction temperature of 175°C for an extended period of time can result in changes in the silicon devices, potentially causing failure.

The still-air thermal properties of the package and PCB (θ_{JA}), ambient temperature (T_A), and total power dissipated in the package (P_D) determine the junction temperature of the die. The junction temperature can be calculated as follows:

$$T_J = T_A + (P_D \times \theta_{JA})$$

The power dissipated in the package (P_D) is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive for all outputs. The quiescent power is the voltage between the supply pins (V_S) multiplied by the quiescent current (I_S) . Assuming the load (R_L) is referenced to midsupply, then the total drive power is $V_S/2 \times I_{OUT}$, some of which is dissipated in the package and some in the load $(V_{OUT} \times I_{OUT})$. The difference between the total drive power and the load power is the drive power dissipated in the package.

 P_D = quiescent power + (total drive power – load power)

$$P_D = \left[V_S \times I_S\right] + \left[\left(V_S/2\right) \times \left(V_{OUT}/R_L\right)\right] - \left[V_{OUT}^2/R_L\right]$$




Figure 2. Maximum Power Dissipation vs. Temperature for a 4-Layer Board

RMS output voltages should be considered. If R_L is referenced to V_{S-} , as in single-supply operation, then the total drive power is $V_S \times I_{\rm OUT}$.

If the rms signal levels are indeterminate, consider the worst case, when $V_{OUT} = V_S/4$ for R_L to midsupply:

$$P_D = (V_S \times I_S) + (V_S / 4)^2 / R_L$$

In single-supply operation with R_L referenced to V_{S-} , worst case is $V_{\rm OUT} = V_S/2$.

Airflow will increase heat dissipation, effectively reducing θ_{JA} . Also, more metal directly in contact with the package leads from metal traces, through-holes, ground, and power planes will reduce the θ_{JA} . Care must be taken to minimize parasitic capacitances at the input leads of high speed op amps as discussed in the board layout section.

Figure 2 shows the maximum safe power dissipation in the package versus the ambient temperature for the SOIC-8 (125°C/W), SC70-5 (210°C/W), and SOT-23-8 (160°C/W) package on a JEDEC standard 4-layer board. θ_{JA} values are approximations.

OUTPUT SHORT CIRCUIT

Shorting the output to ground or drawing excessive current from the AD8038/AD8039 will likely cause a catastrophic failure.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Outline	Branding Information
AD8038AR	−40°C to +85°C	8-Lead SOIC	R-8	
AD8038AR-REEL	−40°C to +85°C	8-Lead SOIC	R-8	
AD8038AR-REEL7	–40°C to +85°C	8-Lead SOIC	R-8	
AD8038AKS-R2	–40°C to +85°C	5-Lead SC70	KS-5	HUA
AD8038AKS-REEL	−40°C to +85°C	5-Lead SC70	KS-5	HUA
AD8038AKS-REEL7	−40°C to +85°C	5-Lead SC70	KS-5	HUA
AD8039AR	–40°C to +85°C	8-Lead SOIC	R-8	
AD8039AR-REEL	−40°C to +85°C	8-Lead SOIC	R-8	
AD8039AR-REEL7	−40°C to +85°C	8-Lead SOIC	R-8	
AD8039ART-R2	–40°C to +85°C	8-Lead SOT-23	RT-8	HYA
AD8039ART-REEL	−40°C to +85°C	8-Lead SOT-23	RT-8	HYA
AD8039ART-REEL7	−40°C to +85°C	8-Lead SOT-23	RT-8	HYA


CALITION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8038/AD8039 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




Typical Performance Characteristics—AD8038/AD8039


(Default Conditions: ± 5 V, $C_L = 5$ pF, G = +2, $R_G = R_F = 1$ k Ω , $R_L = 2$ k Ω , $V_O = 2$ V p-p, Frequency = 1 MHz, $T_A = 25^{\circ}$ C.)




TPC 1. Small Signal Frequency Response for Various Gains, $V_{OUT} = 500 \text{ mV} p-p$




TPC 2. Small Signal Frequency Response for Various Supplies, $V_{OUT} = 500 \text{ mV} p-p$




TPC 3. Small Signal Frequency Response for Various R_{LOAD} , $V_S = \pm 5$ V, $V_{OUT} = 500$ mV p-p




TPC 4. Small Signal Frequency Response for Various R_{LOAD} , $V_S = 5 V$, $V_{OUT} = 500 \text{ mV} p$ -p




TPC 5. Large Signal Frequency Response for Various R_{LOAD} , $V_{OUT} = 3 \ V \ p-p, \ V_S = 5 \ V$




TPC 6. Large Signal Frequency Response for Various R_{LOAD} , $V_{OUT} = 4 \ V \ p-p, \ V_S = \pm 5 \ V$



TPC 7. Small Signal Frequency Response for Various C_{LOAD} , $V_{OUT} = 500$ mV p-p, $V_S = \pm 5$ V, G = +1




TPC 8. Small Signal Frequency Response for Various C_{LOAD} , $V_{OUT} = 500 \text{ mV } p\text{-}p$, $V_S = 5 \text{ V}$, G = +1




TPC 9. Frequency Response for Various Output Voltage Levels


REV. F -5-




TPC 10. Open-Loop Gain and Phase, $V_S = \pm 5 \ V$




TPC 13. Harmonic Distortion vs. Frequency for Various Loads, $V_S = 5 V$, $V_{OUT} = 2 V p-p$, G = +2




TPC 16. Harmonic Distortion vs. V_{OUT} Amplitude for Various Frequencies, $V_S = \pm 5$ V, G = +2




TPC 11. Frequency Response vs. Temperature, Gain = +2, $V_S = \pm 5 \ V$, $V_{OUT} = 2 \ V \ p$ -p




TPC 14. Harmonic Distortion vs. Frequency for Various Gains, $V_S = \pm 5 \ V$, $V_{OUT} = 2 \ V \ p$ -p




TPC 17. Harmonic Distortion vs. Amplitude for Various Frequencies, $V_S = 5 V$, G = +2



TPC 12. Harmonic Distortion vs. Frequency for Various Loads, $V_S = \pm 5 \text{ V}$, $V_{OUT} = 2 \text{ V p-p}$, G = +2 V p-p




TPC 15. Harmonic Distortion vs. Frequency for Various Gains, $V_S = 5 V$, $V_{OUT} = 2 V p-p$




TPC 18. Input Voltage Noise vs. Frequency

-6- REV. F




TPC 19. Input Current Noise vs. Frequency




TPC 22. Small Signal Transient Response for Various Capacitive Loads, $V_S = 5 V$


50mV/DIV




TPC 25. Large Signal Transient Response for Various R_{LOAD} , $V_S = \pm 5~V$




TPC 20. Small Signal Transient Response for Various R_{LOAD} , $V_S = 5 V$




TPC 23. Small Signal Transient Response for Various Capacitive Loads, $V_S = \pm 5 V$




TPC 26. Large Signal Transient Response for Various Capacitive Loads, $V_S = 5 V$



TPC 21. Small Signal Transient Response for Various R_{LOAD} , $V_S = \pm 5 \ V$




TPC 24. Large Signal Transient Response for Various R_{LOAD} , $V_S = 5 \text{ V}$




TPC 27. Large Signal Transient Response for Various Capacitive Loads, $V_S = \pm 5 \ V$


REV. F -7-




TPC 28. Input Overdrive Recovery, Gain = +1




TPC 29. Output Overdrive Recovery, Gain = +2




TPC 30. 0.1% Settling Time $V_{OUT} = 2 V p-p$




TPC 31. AD8039 Crosstalk, $V_{IN} = 1 V p-p$, Gain = +1




TPC 32. CMRR vs. Frequency, $V_{IN} = 1 V p-p$




TPC 33. Output Impedance vs. Frequency




TPC 34. PSRR vs. Frequency



TPC 35. Output Swing vs. Load Resistance



TPC 36. AD8038 Supply Current vs. Supply Voltage



TPC 37. AD8038 Input-Output Isolation (G=+2, $R_L=2~k\Omega$, $V_S=\pm5~V$

LAYOUT, GROUNDING, AND BYPASSING CONSIDERATIONS

Disable

The AD8038 in the SOIC-8 package provides a disable feature. This feature disables the input from the output (see TPC 37 for input-output isolation) and reduces the quiescent current from typically 1 mA to 0.2 mA. When the $\overline{\rm DISABLE}$ node is pulled below 4.5 V from the positive supply rail, the part becomes disabled. In order to enable the part, the $\overline{\rm DISABLE}$ node needs to be pulled up to above 2.5 V below the positive rail.

Power Supply Bypassing

Power supply pins are actually inputs, and care must be taken so that a noise-free stable dc voltage is applied. The purpose of bypass capacitors is to create low impedances from the supply to ground at all frequencies, thereby shunting or filtering a majority of the noise.

Decoupling schemes are designed to minimize the bypassing impedance at all frequencies with a parallel combination of capacitors. 0.01 μF or 0.001 μF (X7R or NPO) chip capacitors are critical and should be as close as possible to the amplifier package. Larger chip capacitors, such as the 0.1 μF capacitor, can be shared among a few closely spaced active components in the same signal path. A 10 μF tantalum capacitor is less critical for high frequency bypassing and, in most cases, only one per board is needed at the supply inputs.

Grounding

A ground plane layer is important in densely packed PC boards to spread the current minimizing parasitic inductances. However, an understanding of where the current flows in a circuit is critical to implementing effective high speed circuit design. The length of the current path is directly proportional to the magnitude of parasitic inductances, and thus the high frequency impedance of the path. High speed currents in an inductive ground return will create an unwanted voltage noise.

The length of the high frequency bypass capacitor leads are most critical. A parasitic inductance in the bypass grounding will work against the low impedance created by the bypass capacitor. Place the ground leads of the bypass capacitors at the same physical location. Because load currents flow from the supplies as well, the ground for the load impedance should be at the same physical location as the bypass capacitor grounds. For the larger value capacitors, which are intended to be effective at lower frequencies, the current return path distance is less critical.

Input Capacitance

Along with bypassing and ground, high speed amplifiers can be sensitive to parasitic capacitance between the inputs and ground. A few pF of capacitance will reduce the input impedance at high frequencies, in turn increasing the amplifiers' gain, causing peaking of the frequency response, or even oscillations if severe enough. It is recommended that the external passive components that are connected to the input pins be placed as close as possible to the inputs to avoid parasitic capacitance. The ground and power planes must be kept at a distance of at least 0.05 mm from the input pins on all layers of the board.

Output Capacitance

To a lesser extent, parasitic capacitances on the output can cause peaking of the frequency response. There are two methods to minimize this effect.

- 1. Put a small value resistor in series with the output to isolate the load capacitor from the amp's output stage; see TPCs 7, 8, 22, and 23.
- 2. Increase the phase margin with higher noise gains or add a pole with a parallel resistor and capacitor from –IN to the output.

Input-to-Output Coupling

The input and output signal traces should not be parallel to minimize capacitive coupling between the inputs and outputs, avoiding any positive feedback.

APPLICATIONS Low Power ADC Driver




Figure 3. Schematic to Drive AD9203 with the AD8039

Differential A/D Driver

The AD9203 is a low power (125 mW on a 5 V supply) 40 MSPS 10-bit converter. This represents a breakthrough in power/speed for ADCs. As such, the low power, high performance AD8039 is an appropriate choice of amplifier to drive it.

In low supply voltage applications, differential analog inputs are needed to increase the dynamic range of the ADC inputs. Differential driving can also reduce second and other even-order distortion products. The AD8039 can be used to make a dc-coupled, single-ended-to-differential driver for one of these ADCs. Figure 3 is a schematic of such a circuit for driving an AD9203, a 10-bit, 40 MSPS ADC.

The AD9203 works best when the common-mode voltage at the input is at the midsupply or 2.5 V. The output stage design of the AD8039 makes it ideal for driving these types of ADCs.

In this circuit, one of the op amps is configured in the inverting mode, while the other is in the noninverting mode. However, to provide better bandwidth matching, each op amp is configured for a noise gain of +2. The inverting op amp is configured for a gain of -1, while the noninverting op amp is configured for a gain of +2. Each has a very similar ac response. The input signal to the noninverting op amp is divided by 2 to normalize its voltage level and make it equal to the inverting output.

The outputs of the op amps are centered at 2.5 V, which is the midsupply level of the ADC. This is accomplished by first taking the 2.5 V reference output of the ADC and dividing it by 2 with a pair of 1 k Ω resistors. The resulting 1.25 V is applied to each op amp's positive input. This voltage is then multiplied by the gain of the op amps to provide a 2.5 V level at each output.

Low Power Active Video Filter

Some composite video signals derived from a digital source contain clock feedthrough that can limit picture quality. Active filters made from op amps can be used in this application, but they will consume 25 mW to 30 mW for each channel. In power-sensitive applications, this can be too much, requiring the use of passive filters that can create impedance matching problems when driving any significant load.

The AD8038 can be used to make an effective low-pass active filter that consumes one-fifth of the power consumed by an active filter made from an op amp. Figure 4 shows a circuit that uses an AD8038 to create a single ± 2.5 V supply, three-pole Sallen-Key filter. This circuit uses a single RC pole in front of a standard two-pole active section.




Figure 4. Low-Pass Filter for Video

Figure 5 shows the frequency response of this filter. The response is down 3 dB at 6 MHz, so it passes the video band with little attenuation. The rejection at 27 MHz is 45 dB, which provides more than a factor of 100 in suppression of the clock components at this frequency.





Figure 5. Video Filter Response

OUTLINE DIMENSIONS

8-Lead Standard Small Outline Package [SOIC] (R-8)


Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

8-Lead Small Outline Transistor Package [SOT-23] (RT-8)


Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-178BA

5-Lead Thin Shrink Small Outline Transistor Package [SC70] (KS-5)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-203AA

REV. F –11–

Revision History

Location	Page
8/04-Data Sheet Changed from REV. E to REV. F.	
Changes to Figure 4	. 10
8/03-Data Sheet Changed from REV. D to REV. E.	
Change to TPC 34	8
7/03-Data Sheet Changed from REV. C to REV. D.	
Changes to ORDERING GUIDE	4
Updated TPC 35 Caption	8
6/03-Data Sheet Changed from REV. B to REV. C.	
Updated CONNECTION DIAGRAMS	1
Updated ORDERING GUIDE	4
Updated OUTLINE DIMENSIONS	. 11
5/02-Data Sheet Changed from REV. A to REV. B.	
Add part number AD8038	SAL
Changes to Product Title	1
Changes to FEATURES	1
Changes to PRODUCT DESCRIPTION	1
Changes to CONNECTION DIAGRAM	1
Update to SPECIFICATIONS	2
Update to MAXIMUM POWER DISSIPATION	4
Update to OUTPUT SHORT CIRCUIT	4
Update to ORDERING GUIDE	4
Change to FIGURE 2	4
Change to TPC 2	5
Change to TPC 18	6
Change to TPC 27	7
Change to TPC 29	8
Change to TPC 30	8
Change to TPC 31	8
Added TPC 36	8
Added TPC 37	9
Edits to Low Power Active Video Filter	. 10
Change to Figure 4	. 10
4/02-Data Sheet Changed from REV. 0 to REV. A.	
Changes to FEATURES	1
Update SPECIFICATIONS	2, 3
Edito to TPC 10	7