

June 2001

DESCRIPTION

The 73K324L is a highly integrated single-chip modem IC which provides the functions needed to design a Quad-mode CCITT and Bell 212A compatible modem capable of operation over dial-up lines. The 73K324L adds V.23 capability to the CCITT modes of TDK Semiconductor Corporation's 73K224 one-chip modem, allowing a one-chip implementation in designs intended for European markets which require this added Modulation mode. The 73K324L offers excellent performance and a high level of functional integration in a single IC. The device supports V.22bis, V.22, Bell 212A, V.21, and V.23 operating modes, allowing both synchronous and asynchronous operation as defined by the appropriate standard.


The 73K324L is designed to appear to the Systems Engineer as a microprocessor peripheral, and will easily interface with popular one-chip microcontrollers (80C51 typical) for control of modem functions through its 8-bit multiplexed address/data bus. A serial control bus is available for applications not requiring a parallel interface. An optional package with only the serial control bus is also available. Data communications occurs through a separate serial port.

(continued)

FEATURES

- One chip Multi-mode CCITT V.22bis, V.22, V.21,
 V.23 and Bell 212A compatible modem data pump
- FSK (75, 300, 1200 bit/s), DPSK (600, 1200 bit/s), or QAM (2400 bit/s) encoding
- Pin and software compatible with other TDK Semiconductor Corporation K-Series family one-chip modems
- Interfaces directly with standard microprocessors (8048, 80C51 typical)
- Serial and parallel microprocessor bus for control
- Selectable asynch/synch with internal buffer/debuffer and scrambler/descrambler functions
- All synchronous (internal, external, slave) and Asynchronous Operating modes
- Adaptive equalization for optimum performance over all lines
- Programmable transmit attenuation (16 dB, 1 dB steps), and selectable receive boost (+18 dB)
- Call progress, carrier, answer tone, unscrambled mark, S1, and signal quality monitors
- DTMF, answer, calling, SCT and guard tone generators
- Test modes available: ALB, DL, RDL; Mark, Space and Alternating bit pattern generators
- CMOS technology for low power consumption (100 MW @ 5 V) with power-down mode (15 mW @ 5V)
- 4-wire full duplex operation in all modes

BLOCK DIAGRAM



DESCRIPTION (continued)

The 73K324L offers full hardware and software compatibility with other products in TDK Semiconductor's K-Series family of single-chip modems, allowing system upgrades with a single component change. The 73K324L is ideal for use in free-standing or integral system modem products where full-duplex 2400 bit/s operation with Alternate mode capability is required. Its high functionality, low power consumption, and efficient packaging simplify design requirements and increase system reliability. A complete modem requires only the addition of the phone line interface, a control microprocessor, and RS-232 level converters for a typical system.

The 73K324L is designed to provide a complete V.22bis, V.22, Bell 212A, V.21, and V.23 compatible modem on a chip. Many functions were included to simplify implementation in typical modern designs. In addition to the basic 2400 bit/s QAM, 1200/600 bit/s 1200/300/75 **DPSK** and bit/s modulator/demodulator sections, the device also includes synch/asynch buffering, DTMF, answer, soft carrier, guard, and calling tone generator capabilities. Handshake pattern detectors simplify control of connect sequences, and precise tone detectors allow accurate detection of call progress. answer, calling, and soft carrier turn off tones. All Operating modes defined by the incorporated standards are included, and Test modes are provided. Most functions are selectable as options, and logical defaults are provided. The device can be directly interfaced to a microprocessor via its 8-bit multiplexed address/data bus for control and status monitoring. Data communications takes place through a separate serial port. Data may also be sent and received through the control registers. This simplifies designs requiring speed buffering, error control and compression.

FUNCTIONAL DESCRIPTION

QAM MODULATOR/DEMODULATOR

The 73K324L encodes incoming data into quad-bits represented by 16 possible signal points with specific phase and amplitude levels. The baseband signal is then filtered to reduce intersymbol interference on the bandlimited telephone network. The modulator transmits this encoded data using either a 1200 Hz (Originate mode) or 2400 Hz (Answer mode) carrier. The demodulator, although more complex, essentially reverses this procedure while also recovering the data clock from the

incoming signal. Adaptive equalization corrects for varying line conditions by automatically changing filter parameters to compensate for line characteristics.

DPSK MODULATOR/DEMODULATOR

The 73K324L modulates a serial bit stream into di-bit pairs that are represented by four possible phase shifts as prescribed by the Bell 212A/V.22 standards. The baseband signal is then filtered to reduce intersymbol interference on the bandlimited 2-wire PSTN line. Transmission occurs on either a 1200 Hz (Originate mode) or 2400 Hz carrier (Answer mode). Demodulation is the reverse of the modulation process, with the incoming analog signal eventually decoded into di-bits and converted back to a serial bit stream. The demodulator also recovers the clock, which was encoded into the analog signal during modulation. Demodulation occurs using either a 1200 Hz carrier (Answer mode or ALB Originate mode) or a 2400 Hz carrier (Originate mode or ALB Answer mode). The 73K324L use a phase locked loop coherent demodulation technique that offers excellent performance. Adaptive equalization is also used in DPSK modes for optimum operation with varying lines.

FSK MODULATOR/DEMODULATOR

The FSK modulator/demodulator produces a frequency modulated analog output signal using two discrete frequencies to represent the binary data. V.21 frequencies of 980 and 1180 Hz (originate mark and space), or 1650 and 1850 Hz (answer mark and space) are used in V.21 mode. V.23 mode uses 1300 and 2100 Hz for the main channel or 390 and 450 Hz for the back channel. Demodulation involves detecting the received frequencies and decoding them into the appropriate binary value. The rate converter and scrambler/descrambler are automatically bypassed in the FSK modes.

PASSBAND FILTERS AND EQUALIZERS

High and low band filters are included to shape the amplitude and phase response of the transmit and receive signals and to provide compromise delay equalization as well as rejection of out-of-band signals. The transmit signal filtering corresponds to a $\sqrt{75}\%$ raised cosine frequency response characteristic.

ASYNCHRONOUS MODE

The Asynchronous mode is used for communication with asynchronous terminals which may transfer data at 600, 1200, or 2400 bit/s +1%, -2.5% even though the modem's output is limited to the nominal bit rate ±0.01% in DPSK and QAM modes. When transmitting in this mode the serial data on the TXD input is passed through a rate converter which inserts or deletes stop bits in the serial bit stream in order to output a signal that is the nominal bit rate ±0.01%. This signal is then routed to a data scrambler and into the analog modulator where di-bit or quad-bit encoding results in the output signal. Both the rate converter and scrambler can be bypassed for handshaking and synchronous operation as selected. Received data is processed in a similar fashion except that the rate converter now acts to reinsert any deleted stop bits and output data to the terminal at no greater than the bit rate plus 1%. An incoming break signal (low through two characters) will be recognized and passed through without incorrectly inserting a stop bit.

The SYNC/ASYNC converter has an extended Overspeed mode which allows selection of an output speed range of either +1% or +2.3%. In the extended Overspeed mode, some stop bits are output at 7/8 the normal width.

Both the SYNC/ASYNC rate converter and the data descrambler are automatically bypassed in the FSK modes.

SYNCHRONOUS MODE

Synchronous operation is possible only in the QAM or DPSK modes. Operation is similar to that of the Asynchronous mode except that data must be synchronized to a clock and no variation in data transfer rate is allowable. Serial input data appearing at TXD must be valid on the rising edge of TXCLK.

TXCLK is an internally derived 1200 or 2400 Hz signal in Internal mode and is connected internally to the RXCLK pin in Slave mode. Receive data at the RXD pin is clocked out on the falling edge of RXCLK. The asynch/synch converter is bypassed when Synchronous mode is selected and data is transmitted out at essentially the same rate as it is input.

PARALLEL CONTROL INTERFACE

Eight 8-bit registers are provided for control, option select, and status monitoring. These registers are addressed with the AD0, AD1, and AD2 multiplexed address lines (latched by ALE) and appear to a control microprocessor as seven consecutive memory locations. Six control registers are read/write. The detect and ID registers are read only and cannot be modified except by modem response to monitored parameters.

SERIAL CONTROL INTERFACE

The Serial Command mode allows access to the 73K324L control and status registers via a serial control port. In this mode the A0, A1, and A2 lines provide register addresses for data passed through the DATA pin under control of the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ lines. A read operation is initiated when the $\overline{\text{RD}}$ line is taken low. The next eight cycles of EXCLK will then transfer out eight bits of the selected addresss location LSB first. A write takes place by shifting in eight bits of data LSB first for eight consectuive cycles of EXCLK. $\overline{\text{WR}}$ is then pulsed low and data transfer into the selected register occurs on the rising edge of $\overline{\text{WR}}$.

TONE GENERATOR

The DTMF generator controls the sending of the sixteen standard DTMF tone pairs. The tone pair sent is determined by selecting TRANSMIT DTMF (bit D4) and the 4 DTMF bits (D0-D3) of the TONE register. Transmission of DTMF tones from TXA is gated by the TRANSMIT ENABLE bit of CR0 (bit D1) as with all other analog signals.

FULL DUPLEX OPERATION

Four-wire full duplex operation is allowed in all modes. This feature allows transmission and reception in the same band for four wire applications only.

PIN DESCRIPTION

POWER

NAME	TYPE	DESCRIPTION
GND	I	System Ground.
VDD	I	Power supply input, 5V -5% +10%. Bypass with 0.22 μF and 22 μF capacitors to GND.
VREF	0	An internally generated reference voltage. Bypass with 0.22 µF capacitor to GND.
ISET	I	Chip current reference. Sets bias current for op-amps. The chip current is set by connecting this pin to VDD through a 2 M Ω resistor. Iset should be bypassed to GND with a 0.22 μF capacitor.

PARALLEL MICROPROCESSOR INTERFACE

ALE	I	Address latch enable. The falling edge of ALE latches the address on AD0-AD2 and the chip select on $\overline{\text{CS}}$.
AD0- AD7	I/O / Tristate	Address/data bus. These bidirectional tri-state multi-plexed lines carry information to and from the internal registers.
CS	I	Chip select. A low on this pin allows a read cycle or a write cycle to occur. AD0-AD7 will not be driven and no registers will be written if $\overline{\text{CS}}$ (latched) is not active. $\overline{\text{CS}}$ is latched on the falling edge of ALE.
CLK	0	Output clock. This pin is selectable under processor control to be either the crystal frequency (for use as a processor clock) or 16 x the data rate for use as a baud rate clock in QAM/DPSK modes only. The pin defaults to the crystal frequency on reset.
ĪNT	0	Interrupt. This open drain weak pullup, output signal is used to inform the processor that a detect flag has occurred. The processor must then read the detect register to determine which detect triggered the interrupt. INT will stay active until the processor reads the detect register or does a full reset.
RD	I	Read. A low requests a read of the 73K324L internal registers. Data cannot be output unless both $\overline{\text{RD}}$ and the latched $\overline{\text{CS}}$ are active or low.
RESET	I	Reset. An active high signal on this pin will put the chip into an inactive state. All control register bits (CR0, CR1, CR2, CR3, Tone) will be reset. The output of the CLK pin will be set to the crystal frequency. An internal pull down resistor permits power on reset using a capacitor to VDD.
WR	I	Write. A low on this informs the 73K324L that data is available on AD0-AD7 for writing into an internal register. Data is latched on the rising edge of $\overline{\text{WR}}$. No data is written unless both $\overline{\text{WR}}$ and the latched $\overline{\text{CS}}$ are low.

NOTE: The Serial Control mode is provided by tying ALE high and \overline{CS} low. In this configuration AD7 becomes DATA and AD0, AD1 and AD2 become the address only. See the serial time diagrams on page 23.

RS-232 INTERFACE

NAME	TYPE	DESCRIPTION
EXCLK	I	External Clock. This signal is used in synchronous transmission when the external timing option has been selected. In the External Timing mode the rising edge of EXCLK is used to strobe synchronous transmit data available on the TXD pin. Also used for serial control interface.
RXCLK	O/Tristate	Receive Clock Tri-statable. The falling edge of this clock output is coincident with the transitions in the serial received DPSK/QAM data output. The rising edge of RXCLK can be used to latch the valid output data. RXCLK will be valid as long as a carrier is present. In V.23 or V.21 mode a clock which is 16 x 1200/75 or 16 x 300 Hz data rate is output, respectively.
RXD	O/ Weak Pull-up	Received Data Output. Serial receive data is available on this pin. The data is always valid on the rising edge of RXCLK when in Synchronous mode. RXD will output constant marks if no carrier is detected.
TXCLK	O/Tristate	Transmit Clock Tri-statable. This signal is used in synchronous DPSK/QAM transmission to latch serial input data on the TXD pin. Data must be provided so that valid data is available on the rising edge of the TXCLK. The transmit clock is derived from different sources depending upon the Synchronization mode selection. In Internal Mode the clock is generated internally (2400 Hz for QAM, 1200 Hz for DPSK or 600 Hz for half-speed DPSK). In External Mode TXCLK is phase locked to the EXCLK pin. In Slave Mode TXCLK is phase locked to the RXCLK pin. TXCLK is always active. In V.23 or V.21 mode the output is a 16 x 1200/75 or 16 x 300 Hz clock, respectively.
TXD	I	Transmit Data Input. Serial data for transmission is input on this pin. In Synchronous modes, the data must be valid on the rising edge of the TXCLK clock. In Asynchronous modes (2400/1200/600 bit/s, or 75/300 baud) no clocking is necessary. DPSK/QAM data must be +1%, -2.5% or +2.3%, -2.5 % in Extended Overspeed mode.

ANALOG INTERFACE

RXA	I	Received modulated analog signal input from the phone line.
TXA	0	Transmit analog output to the phone line.
XTL1	I	These pins are for the internal crystal oscillator requiring a 11.0592 MHz Parallel
XTL2	I/O	mode crystal. Two capacitors from these pins to ground are also required for proper crystal operation. Consult crystal manufacturer for proper values. XTL2 can also be driven from an external clock.

REGISTER DESCRIPTIONS

Eight 8-bit internal registers are accessible for control and status monitoring. The registers are accessed in read or write operations by addressing the A0, A1 and A2 address lines in Serial mode, or the AD0, AD1 and AD2 lines in Parallel mode. The address lines are latched by ALE. Register CR0 controls the method by which data is transferred over the phone line. CR1 controls the interface between the microprocessor and the 73K324L

internal state. DR is a detect register which provides an indication of monitored modem status conditions. TR, the tone control register, controls the DTMF generator, answer, guard tones, SCT, calling tone, and RXD output gate used in the modem initial connect sequence. CR2 is the primary DSP control interface and CR3 controls transmit attenuation and receive gain adjustments. All registers are read/write except for DR and ID which are read only. Register control and status bits are identified below:


REGISTER BIT SUMMARY

		ADDRESS				DATA BIT	NUMBER			
REGISTE	R	AD - A0	D7	D6	D5	D4	D3	D2	D1	D0
CONTROL REGISTER 0	CR0	000	MODULATION OPTION	MODULATION TYPE 1	MODULATION TYPE 0	TRANSMIT MODE 2	TRANSMIT MODE 1	TRANSMIT MODE 0	TRANSMIT ENABLE	ANSWER/ ORIGINATE
CONTROL REGISTER 1	CR1	001	TRANSMIT PATTERN 1	TRANSMIT PATTERN 0	ENABLE DETECT INTERRUPT	BYPASS SCRAMBLER/ ADD PH. EQ. (V.23)	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0
DETECT REGISTER	DR	010	RECEIVE LEVEL	PATTERN S1 DET	RECEIVE DATA	UNSCR. MARK DETECT	CARRIER DETECT	SPECIAL TONE DETECT	CALL PROGRESS DETECT	SIGNAL QUALITY
TONE CONTROL REGISTER	TR	011	RXD OUTPUT CONTROL	TRANSMIT GUARD TONE/ SCT/CALLING TONE	TRANSMIT ANSWER TONE	TRANSMIT DTMF	DTMF3	DTMF2/ 4 WIRE FDX	DTMF1/ OVERSPEED	DTMF0/GUARD/ ANSWER/ CALLING/SCT
CONTROL REGISTER 2	CR2	100	0	SPECIAL REGISTER ACCESS	CALL INITIALIZE	TRANSMIT S1	16 WAY	RESET DSP	TRAIN INHIBIT	EQUALIZER ENABLE
CONTROL REGISTER 3	CR3	101	TXDALT	TRISTATE TX/RXCLK	0	RECEIVE GAIN BOOST	TRANSMIT ATTEN. 3	TRANSMIT ATTEN. 2	TRANSMIT ATTEN. 1	TRANSMIT ATTEN. 0
SPECIAL REGISTER	SR	101	0	TX BAUD CLOCK	RX UNSCR. DATA	0	TXD SOURCE	SQ SELECT 1	SQ SELECT 0	0
ID REGISTER	ID	110	1	1	1	0	x	x	x	x

NOTE: When a register containing reserved control bits is written into, the reserved bits must be programmed as 0's.

X = Undefined, mask in software.

REGISTER ADDRESS TABLE



00XX=73K212AL, 322L, 321L 01XX=73K221AL, 302L 10XX=73K222AL, 222BL 1100=73K224L 1110=73K324L 1110=73K324BL 1110=73K324BL

CONTROL REGISTER 0

	D7	D6		D5		D4	1	D3	D2	D1	D0									
CR0 000	MODUL. OPTION			DUL. PE 0		TRANS MOD		TRANSMIT MODE 1	TRANSMIT MODE 0	TRANSMIT ENABLE	ANSWER/ ORIGINATE									
BIT NO		NAME	С	CONDITION				CRIPTION												
D0		Answer/ Originate		C)		low I		23 HDX mode		nd, receive in 200 bit/s and									
				1			high	•	/.23 HDX mo		nd,receive in t 75 bit/s and									
							prog		tones detecte	ed in the Det	D0 and D6 to ect Register.									
D1		Transmit		C)		Disa	bles transmit	output at TXA	٨.										
		Enable		1			Enal	oles transmit o	output at TXA											
								e: Transmit Er nswer Tone, [low activation									
			D5	D4	D3	D2														
D5, D4, D3, D2		Transmit Mode	0	0	0	0	Selects Power Down mode. All functions are disable except the digital interface.													
			0	0	0	1	inter inpu edge	nally derived t data appear	600, 1200 (ing at TXD n Receive data	or 2400 Hz : nust be valid	TXCLK is an signal. Serial on the rising ut of RXD on									
			0	0	1	0	inter to E	nal synchrono	ous, but TXC d a 600, 1200	LK is connec	identical to sted internally clock must be									
			0	0	1	1	Synd		des. TXCLK		on as other internally to									
	0 1 0 0							cts Asynchror ta bits, 1 stop		8 bits/charact	er (1 start bit,									
			0	1	0	1	Sele 7 da	er (1 start bit,												
																Selects Asynchronous mode - 10 bits/character (1 start bit, 8 data bits, 1 stop bit).				
			0	1	1	1		cts Asynchro 3 data bits, Pa			acter (1 start									
			1	Χ	0	0	Sele	cts FSK opera	ation.											

CONTROL REGISTER 0 (continued)

BIT NO.	NAME	COND	ITION	DESCRIPTION
D6,D5	Modulation	D6	D5	
	Туре	1	0	QAM
		0	0	DPSK
		0 1		FSK
D7	Modulation Option	()	QAM selects 2400 bit/s. DPSK selects 1200 bit/s. FSK selects V.23 mode.
		,	1	DPSK selects 600 bit/s. FSK selects V.21 mode.

CONTROL REGISTER 1

	D7	D6	D5	D4	4	D3	D2	D1	D0		
CR1 001	TRANSMIT PATTERN 1	TRANSMIT PATTERN 0	ENABLE DETECT INT.	BYPA SCRA AD PH.I	AMB/ D	CLK CONTROL					
BIT NO).	NAME	CONDITI	CONDITION DESCRIPTION							
			D1 [00							
D1, D0	1	Test Mode	0	0	Sele	cts Normal Op	erating mode) <u>.</u>			
	O 1 Analog Loopback mode. Loops the transmitted an signal back to the receiver, and causes the receiver use the same carrier frequency as the transmitter squelch the TXA pin, transmit enable bit must be Tone Register bit D2 must be zero.								receiver to nsmitter. To		
			1	0	back		lata internally	. Received da , and RXD is			
			1	1				ternally loops ata carrrier at			
D2		Reset	0		Sele	cts normal ope	eration.				
			1		Resets modem to power down state. All control regibits (CR0, CR1, CR2, CR3 and Tone) are reset to a except CR3 bit D2. The output of the clock pin will be to the crystal frequency.						
D3		CLK Control	0		Selects 11.0592 MHz crystal echo output at CLK pin.						
	((Clock Control)	Selects 16 X the data rate output at CLK pin in Q/DPSK only.								

CONTROL REGISTER 1 (continued)

	D7	D6	D5	D4	1	D3	D2	D1	D0		
CR1 001	TRANSMI PATTERI 1		ENABLE DETECT INT.	BYPA SCRA ADI PH.E	MB/ D	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0		
BIT NO) .	NAME	CONDITION	ON	DES	CRIPTION					
D4		Bypass Scrambler/	0		Selects normal operation. DPSK and QAM data is passed through scrambler.						
	Add Ph. Eq. 1 Selects Scrambler Bypass. DPSK and QAM dat routed around scrambler in the transmit path. In the mode, additional phase equalization is added to the channel filters when D4 is set to 1.								. In the V.23		
D5		Enable 0 Disables interrupt at INT pin. All interrupts are normal disabled in Power Down mode.									
		Interrupt	1		chan tone the T TX D	ge in status o and call progi X enable bit	ut. An interrup of DR bits D1 ress detect int is set. Carrie ated. All interr Down mode.	-D4 and D6. terrupts are mer detect is m	The answer asked when asked when		
			D7 D	06							
D7, D6		Transmit Pattern	0 ()		ots normal day	ata transmiss in.	sion as contr	olled by the		
			0	oace transmit king. Also u D4.							
			1 ()	Selec	cts a constant	mark transm	it pattern.			
			1 '	1	Selec	cts a constant	space transn	nit pattern.			

DETECT REGISTER

DR	D7		D6	D5 D4			4	D3	D2	D1	D0				
010	RECEIV LEVEL INDICATO		S1 PATTERN DETECT		EIVE .TA	UNS MA DETI	RK	RK DETECT TONE PROG. QUALITY							
BIT NO).	NA	ME	CONDITION			DES	DESCRIPTION							
D0		_	nal	0			Indic	ates normal r	received signa	l.					
			lality licator	1				Indicates low received signal quality (above average error rate). Interacts with Special Register SQ bits D2, D1.							
D1			II Progress		0		No c	all progress t	one detected.						
		ре	tect		1		progi	ess detectio	ce of call p n circuitry is a) Hz call progre	activated by					
D2			ecial Tone		0		Conc	lition not dete	ected						
		De	tect		1		Conc	lition detecte	d						
				CR0 D0	TR D0	CR2 D5									
				1	0	1	2225 mode		answer tone	detected in	V.22bis, V.22				
				1	1	1	2100 mode		answer tone	detected in	V.22bis, V.22				
				0	Χ	0	900 Hz SCT tone detected in V.23 mode.								
				1	Х	0		Hz or 222 K mode.	5 Hz answer	tone detec	ted in QAM,				
D3			rrier		0		No ca	arrier detecte	d in the receiv	e channel.					
		De	tect		1		Indicated carrier has been detected in the received channel. Should be time qualified by software.								
D4			scr. Mark		0		No u	nscrambled r	mark being rec	eived.					
		De	tect		1				n of unscramb me qualified by		the received				
D5		Re	ceive Data				Cont	inuously outp	outs the receive	ed data strea	m.				
									ame as that o vhen RXD is tr		RXD pin, but				
D6		S1			0		No S	1 pattern bei	ng received.						
		De	tect		1		softw (1100 patte	are. S1 01100) sen	ected. Should is an uns it in DPSK 12 roperly aligned	crambled of 00 bit/s mod	double dibit e. Generated				
D7		Le	ceive vel licator		0		Received signal level below threshold, (≈ -25 dBm0);can use receive gain boost (+18 dB)								
					1		Rece	ived signal a	bove threshold	d.					

TONE REGISTER

	D7		D6		D5	5		D4	D3	D2	D1	D0
TR 011	RXD OUTPUT CONTR.		TRANSMIT GUARD/ CALLING/SC TONE	1	TRANSMIT ANSWER TONE			ANSMIT DTMF	DTMF 3	DTMF 2/ WIRE FDX	DTMF 1/ OVER- SPEED	DTMF 0/ G.T./ANSW./ CALLING/SCT TONE/SEL
BIT NO).	N	AME	C	OND	OITIO	١	DESCR	IPTION			
D0, D4	, D5, D6		TMF	D6	D5	D4	D0	D0 inter	acts with t	oits D6, D5,	D4, and CR0	as shown.
		ı	0/Guard Tone/Answer	Х	Χ	1	Χ	Transm	it DTMF to	nes (overid	les all other fu	unctions).
		Tone/Calli SCT To		1	0	0	0		1800 Hz mode in C		if in V.22bi	s or V.22 and
			ransmit elect	1	0	0	1		550 Hz g mode in C		if in V.22bi	s or V.22 and
										tone detect t D2) for de		ate mode, see
				1	0	0	0				ransmitted if ted in CR0.	V.22, V.22bis or
				X	1	0	0	Transm Answer		Hz Answer	Tone. Mus	t be in DPSK
				X	1	1 0 1 Transmit 2100 Hz Answer Tone. Must be Answer mode.						t be in DPSK
				1	0	0	1				noff) tone tran bit D0 = 1).	nsmitted in V.23
D1			DTMF 1/		D4	D1		D1 inter	acts with [04 as show	n.	
		(Overspeed		0	0		Asynch	ronous QA	M/DPSK +	1% -2.5%. (N	ormal).
					0	1				AM/DPSK, tended over		or 600 bit/s
D2			DTMF 2/		D4	D2						
			4 WIRE FDX		0	0		Selects	2-wire full-	-duplex or h	nalf-duplex.	
					0	1		selected bit CR0 transminot hav	d. The rece D0 in ter tter is in th	eive path come of high ne same bade filtering	orresponds to or low band and as the red	odulation mode the ANS/ORIG selection. The ceiver, but does on on its signal

NOTE: DTMF0 - DTMF2 should be set to an appropriate state after DTMF dialing to avoid unintended operation.

TONE REGISTER (continued)

	D7	D6	D5		D4	D3	D	2		D1		D0
TR 011	RXD OUTPUT CONTR.	TRANSMIT GUARD/ CALLING/SO TONE	ANSWER	TRANSMIT DTMF		DTMF 3	DTM WII FD	RE		TMF 1 OVER- SPEED	CAL	OTMF 0/ GUARD/ LLING/SCT ONE SEL
BIT NO).	NAME	CONDITION	I	DESCR	IPTION						
D3, D2, D1, D0	D3, D2, D1, D0 DTMF 3, 2, 1, 0 D4 = 1				1, 0 trai		hen T	X D1	MF	and T	X enable	D1, D02, bit (CR0,
						BOARD VALENT		TMF D2			TO LOW	NES HIGH
						1	0	0	0	1	697	1209
						2	0	0	1	0	697	1336
						3	0	0	1	1	697	1477
						4	0	1	0	0	770	1209
						5	0	1	0	1	770	1336
					6		0	1	1	0	770	1477
						7	0	1	1	1	852	1209
						8	1	0	0	0	852	1336
						9	1	0	0	1	852	1477
						0	1	0	1	0	941	1336
						*	1	0	1	1	941	1209
						#	1	1	0	0	941	1477
						Α	1	1	0	1	697	1633
						В	1	1	1	0	770	1633
						С	1	1	1	1	852	1633
						D	0	0	0	0	941	1633
D7		RXD Output	0		Enables	RXD pin.	Rece	ive d	ata w	vill be	output or	n RXD.
		Control	1			s RXD p nce with in						to a high

CONTROL REGISTER 2

	D7	D6	D5	D4	D3	D2	D1	D0			
CR2 100	0	SPEC REG ACCESS	CALL INIT	TRANSMIT S1	16 WAY	RESET DSP	TRAIN INHIBIT	EQUALIZER ENABLE			
BIT NO).	NAME	COI	NDITION	DESCRIPTION	I					
D0		Equalize	r	0	The adaptive e	qualizer is in i	ts initialized s	tate.			
Enable				1	The adaptive equalizer is enabled. This bit is used in handshakes to control when the equalizer should calculate its coefficients.						
D1		Train Inhi	oit	0	The adaptive e	qualizer is act	tive.				
				1	The adaptive e	qualizer coeff	icients are fro	zen.			
D2		RESET D	SP	0	The DSP is ina	ctive and all v	ariables are ir	nitialized.			
				1	The DSP is running based on the mode set by other control bits						
D3 16 Way 0 The receiver and transmitter and plane (based on the Modulator 0											
				1	The receiver, independent of the transmitter, is forced into a 16 point decision plane. Used for QAM handshaking.						
D4		Transmi S1	t	The transmitter when placed in alternating Mar mode transmits 0101 scrambled or not de on the bypass scrambler bit and Modulation mode							
				1	When this bit is 1 and only when the transmitter is placed in alternating Mark/Space mode by CR1 bits D7, D6, an unscrambled repetitive double dibit pattern of 00 and 11 at 1200 bit/s (S1) is sent.						
D5		Call Init		0	detection base	ed on the Vari	ious mode bit	on and pattern ts. Both answer urrently; TR D0			
				1		lecodes call nark, and 21		calling tones, 225 Hz answer			
D6		Special		0	Normal CR3 a	ccess.					
		Register Access		1	Setting this bit and addressing CR3 allows access to the SPECIAL REGISTER. See the SPECIAL REGISTER for details.						
D7		N/A		0	Must be 0 for r	ormal operati	on.				

CONTROL REGISTER 3

	D7	D6	D5		D4		D3	D2	D1	D0	
CR3 101	TXDALT	TRISTATE TX/RXCLK	0	RECEIVE ENABLE BOOST			TRANSMIT ATTEN. 3	TRANSMIT ATTEN. 2	TRANSMIT ATTEN. 1	TRANSMIT ATTEN. 0	
BIT NO).	NAME	CO	NDIT	ON	С	DESCRIPTION				
			D3 [)2 D	1 D0	0					
D3, D2 D1,D0	,	Transmit Attenuator	0 1	0 (1 1	_	Sets the attenuation level of the transmitted signal in 1 dE steps. The default (D3-D0=0100) is for a transmit level of -10 dBm0. The total range is 16 dB.					
D4		Receive		0		18 dB receive front end boost is not used.					
		Gain Boost (18 dB)		1		Boost is in the path. This boost does not change reference levels. It is used to extend dynamic range by compensating for internally generated noise when receiving weak signals. The receive level detect signal and knowledge of the hybrid and transmit attenuator setting will determine when boost should be enabled.					
D5		Not Used		0		^	Not used. Only	write zeros this	s location.		
D6		Tristate		0			XCLK, RXCL	Coutputs drive	n		
		TXCLK/RXCLK	1			TXCLK, RXCLK outputs in Tristate mode					
D7		TXDALT	Spec.	Reg. b	it D3=1	Α	Alternate TX da	ata source. See	Special Regis	ter.	

ID REGISTER SPECIAL REGISTER

SR	D7	D6	D5	D4	D3	D2	D1	D0
101	0	TXBAUD CLOCK	RXUN- DSCR DATA	0	TXD SOURCE	SIGNAL QUALITY LEVEL SELECT1	SIGNAL QUALITY LEVEL SELECT0	0
BIT NO. NAME DESCRIPTION								
D7, D4, D0 NOT USED AT THIS TIME. Only write ZER					EROs to thes	e bits.		
D6		TXBAUD CLK	TXBAUD clock is the transmit baud-synchronous clock that can be us synchronize the input of arbitrary quad/di-bit patterns. The rising edy TXBAUD signals the latching of a baud-worth of data internally. Synchrodata to be entered via the TXDALT bit, CR3 bit D7, should have transitions that start 1/2 bit period delayed from the TXBAUD clock edges.					
D5		RXUNDSCR DATA					the descram	

SPECIAL REGISTER (continued)

BIT NO.	NAI	ME	DESCRIPTION	
D3	TX SOU			rce; either the TXD pin if ZERO or the ISMIT PATTERN bits D7 and D6 in CR1
D2, D1	SIGI QUAI LEV SELI	LITY /EL	acceptable for low error rate reception Mean Squared Error (MSE) calculated compared to a given threshold. This this rate. The SQI bit will be low for good or crosses the threshold setting, the SQI bit will continue until the error rate inconvergence and a retrain is required.	cal zero when the signal received is n. It is determined by the value of the ted in the decisioning process when reshold can be set to four levels of error raverage connections. As the error rate bit will toggle at a 1.66 ms rate. Toggling dicates that the data pump has lost At that point the SQI bit will be a ONE selection are valid for QAM and DPSK
	D2	D1	TYPICAL THRESHOLD VALUE	UNITS
	0	0	10-5	BER (default)
	0	1	10-6	BER
	1	0	10-4	BER
	1	1	10-3	BER

NOTE: This register is "mapped" and is accessed by setting CR2 bit D6 to a ONE and addressing CR3. This register provides functions to the 73K324L user that are not necessary in normal communications. Bits D7-D4 are read only, while D3-D0 are read/write. To return to normal CR3 access, CR2 bit D6 must be returned to a ZERO.

ID REGISTER

ID	D7	D6)5		D4	D3	D2	D1	D0	
110	ID 3	ID 2	ID 1		ID 0	X	Х	Х	X		
BIT NO. NAME CONDITI		IDITIO	N	DESCR	IPTION						
D7, D6				6 D5	D4	Indicates Device:					
D5, D4	D5, D4 Identification Signature) X	Χ	73K212AL or 73K322L or 73K321L					
	Signature			I X	Χ	73K221AL or 73K302L					
0 1) X	Χ	73K222	AL, 73K222BL	-				
			1 '	1 0	0	73K224I	=				
			1 ′	1 1	0	73K324I	=				
			1 '	1 0	0	73K224I	3L				
			1 1	1 1	0	73K324I	3L				
D3-D0		Undefined	Mask	in soft	ware						

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING
VDD Supply Voltage	7V
Storage Temperature	-65 to 150°C
Soldering Temperature (10 sec.)	260°C
Applied Voltage	-0.3 to VDD+0.3V

Note: All inputs and outputs are protected from static charge using built-in, industry standard protection devices and all outputs are short-circuit protected.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
VDD Supply voltage		4.5	5	5.5	V
External Components (Refer to App	lication section for placement.)				
VREF Bypass capacitor	(VREF to GND)	0.22			μF
Bias setting resistor	(Placed between VDD and ISET pins)	1.8	2	2.2	ΜΩ
ISET Bypass capacitor	(ISET pin to GND)	0.22			μF
VDD Bypass capacitor 1	(VDD to GND)	0.22			μF
VDD Bypass capacitor 2	(VDD to GND)	22			μF
XTL1 Load Capacitance	Depends on crystal requirements		18	39	pF
XTL2 Load Capacitance	Depends on crystal requirements		18	27	pF
Clock Variation	(11.0592 MHz) Crystal or external clock	-0.01		+0.01	%
TA, Operating Free-Air Temperature		-40		85	°C

DC ELECTRICAL CHARACTERISTICS

(TA = -40°C to 85°C, VDD = recommended range unless otherwise noted)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
IDD, Supply Current	CLK = 11.0592 MHz				
	ISET Resistor = 2 M Ω				
IDD1, Active	Operating with crystal oscillator		18	25	mA
IDD2, Idle	< 5 pF capacitive load on CLK pin			5	mA
Digital Inputs					
VIL, Input Low Voltage				8.0	V
VIH, Input High Voltage					
All Inputs except Reset XTL1, XTL2		2.0		VDD	V
Reset, XTL1, XTL2		3.0		VDD	V
IIH, Input High Current	VI = VDD			100	μA
IIL, Input Low Current	VI = 0V	-200			μA
Reset Pull-down Current	Reset = VDD	-2	-30	-70	μA
Digital Outputs					
VOH, Output High Voltage	IO = IOH Min IOUT = -0.4 mA	2.4		VDD	V
VOL, Output Low Voltage	IO = IOUT = 1.6 mA			0.4	V
RXD Tri-State Pull-up Curr.	RXD = GND	-2		-50	μA
Capacitance					
Maximum Capacitive Load					
CLK				25	pF
Input Capacitance	All Digital Inputs			10	pF

DYNAMIC CHARACTERISTICS AND TIMING

 $(TA = -40^{\circ}C \text{ to } +85^{\circ}C, VDD = \text{recommended range unless otherwise noted})$

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
QAM/DPSK Modulator			•		•
Carrier Suppression	Measured at TXA	35			dB
Output Amplitude	TX scrambled marks ATT= 0100 (default)	-11.5	-10.0	-9	dBm0
FSK Modulator/Demodulator					
Output Freq. Error	CLK = 11.0592 MHz	31		+0.20	%
Transmit Level	ATT = 0100 (Default) Transmit Dotting Pattern	-11.5	-10.0	-9	dBm0
TXA Output Distortion	All products through BPF			-45	dB
Output Bias Distortion at RXD	Dotting Pattern measured at RXD Receive Level -20 dBm, SNR 20 dB	-10		+10	%
Output Jitter at RXD	Integrated for 5 seconds	-15		+15	%
Sum of Bias Distortion and Output Jitter at RXD	Integrated for 5 seconds	-15		+15	%
2100 Hz Answer Tone Generator			•		•
Output Amplitude	ATT = 0100 (Default Level) Not in V.21 or V.23 Mode	-11.5	-10	-9	dBm0
Output Distortion	Distortion products in receive band			-40	dB
DTMF Generator	Not in V.21 mode				
Freq. Accuracy		-0.03		+0.25	%
Output Amplitude	Low Band, ATT = 0100	-10		-8	dBm0
Output Amplitude	High Band, ATT = 0100	-8		-6	dBm0
Twist	High-Band to Low-Band	1.0	2.0	3.0	dB
Receiver Dynamic Range	Refer to Performance Curves	-43		-3.0	dBm0
Call Progress Detector	In Call Init mode				
Detect Level	460 Hz input signal	-34		0	dBm0
Reject Level				-40	dBm0
Delay Time	-70 dBm0 to -30 dBm0 STEP			25	ms
Hold Time	-30 dBm0 to -70 dBm0 STEP			25	ms
Hysteresis	@ 460 Hz input signal	2			dB

NOTE: Parameters expressed in dBm0 refer to the following definition:

0 dB loss in the Transmit path from TXA to the line

2 dB gain in the Receive path from the line to RXA

Refer to the Basic Box Modem diagram in the Applications section for the DAA design.

DYNAMIC CHARACTERISTICS AND TIMING (continued)

PARAMETERS		CONDITIONS	MIN	NOM	MAX	UNITS
Carrier Detect Receive	Gain Boost "	On" for Lower Input Level Measurem	ents	•	•	
Threshold		QAM/DPSK or FSK receive data	-48		-43	dBm0
Hysteresis		All Modes	2			dB
Delay Time	FSK	70 dBm0 to -6 dBm0	25		37	ms
		70 dBm0 to -40 dBm0	25		37	ms
	DPSK	-70 dBm0 to -6 dBm0	7		17	ms
		-70 dBm0 to -40 dBm0	7		17	ms
	QAM	-70 dBm0 to -6 dBm0	25		37	ms
		-70 dBm0 to -40 dBm0	25		37	ms
Hold Time	FSK	-6 dBm0 to -70 dBm0	25		37	ms
		-40 dBm0 to -70 dBm0	15		30	ms
	DPSK	-6 dBm0 to -70 dBm0	20		29	ms
		-40 dBm0 to -70 dBm0	14		21	ms
	QAM	-6 dBm0 to -70 dBm0	25		32	ms
		-40 dBm0 to -70 dBm0	8		28	ms
Special Tone Detector	s				•	
Detect Level		See definitions for D0 of Tone Register	-48		-43	dBm0
Delay and Hold Time						
2225 or 2100 Hz answe	er tone	Call INIT mode 2225 ± 10 Hz 2100 ± 21 Hz	6		50	ms
900 Hz SCT Receive V.2 channel	23 main	Tone Accuracy ±9 Hz	10		45	ms
Hysteresis			2			dB
PATTERN DETECTOR	S	DPSK MODE				
S1 Pattern						
Delay Time		For signals from -6 to -40 dBm0,	10		55	ms
Hold Time		Demod Mode	10		45	ms
Unscrambled Mark						
Delay Time		For signals from -6 to –40	10		45	ms
Hold Time		Demod or call Init Mode	10		45	ms
Receive Level Indicato	or			•	•	•
Detect On			-22		-28	dBm0
Valid after Carrier Detec	ct	DPSK Mode	1	4	7	ms

DYNAMIC CHARACTERISTICS AND TIMING (continued)


PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Output Smoothing Filter					
Output Impedance	TXA pin		200	300	Ω
Output Load	TXA pin; FSK Single	10			kΩ
	Tone out for THD = -50 Db in 0.3 to 3.4 kHz range			50	pF
Maximum Transmitted Energy	4 kHz, Guard Tones off			-35	dBm0
	10 kHz, Guard Tones off			-55	dBm0
	12 kHz, Guard Tones off			-50 -35 -55 -65 -14 -9 -6 +0.15 1.5 +.02	dBm0
Anti Alias Low Pass Filter					
Maximum allowed Out-of-Band Signal Energy (Defines Hybrid	Scrambled data at 2400 bit/s in opposite band		-14		dBm
Trans-Hybrid Loss requirements	Sinusoids out of band		-9		dBm
Transmit Attenuator					
Range of Transmit Level	1111-0000 Default ATT = 0100 (-10 dBm0)	-21		-6	dBm0
Step Accuracy		-0.15		+0.15	dB
Clock Noise	TXA pin; 153.6 kHz		1.5		mV rms
Carrier Offset					
Capture Range	Originate or Answer		±5		Hz
Recovered Clock					
Capture Range	% of data rate originate or answer	02		+.02	%
Guard Tone Generator					
Tone Accuracy	550 Hz		+1.2		%
	1800 Hz		-0.8		%
Tone Level	550 Hz	-4.5	-3.0	-1.5	dB
(Below QAM/DPSK Output)	1800 Hz	-7.5	-6.1	-4.5	dB
Harmonic Distortion (700 to 2900 Hz)	550 or 1800 Hz			-50	dB


DYNAMIC CHARACTERISTICS AND TIMING (continued)


PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Timing (Refer to Timing Di	agrams)	•	•		
Parallel Mode:					
TAL	CS/Addr. setup before ALE Low	30			ns
TLA	CS/Addr. hold after ALE Low	6			ns
TLC	ALE Low to RD/WR Low	40			ns
TCL	RD/WR Control to ALE High	10			ns
TRD	Data out from RD Low			90	ns
TLL	ALE width	25			ns
TRDF	Data float after RD High			40	ns
TRW	RD width	70			ns
TWW	WR width	70			ns
TDW	Data setup before WR High	70			ns
TWD	Data hold after WR High	20			ns
Serial Mode:					
TRCK	Clock high after RD	250		T1	ns
TAR	Address setup before RD low	0			ns
TRA	Address hold after RD low	350			ns
TRD	RD to data valid			110	ns
TRDF	Data float after RD high			50	ns
TCKDR	Read data out after falling edge of EXCLK			300	ns
TWW	WR width	350			ns
TAW	Address setup before WR	50			ns
TWA	Address hold after rising edge of WR	50			ns
TCKDW	Write data hold after falling edge of EXCLK	200			ns
TCKW	WR high after falling edge of EXCLK	330		T1& T2	ns
TDCK	Data setup before falling edge of EXCLK	50			ns
T1, T2	Minimum period	500			ns

NOTE: Asserting ALE, $\overline{\text{CS}}$, and $\overline{\text{RD}}$ or $\overline{\text{WR}}$ concurrently can cause unintentional register accesses. When using non-8031 compatible processors, care must be taken to prevent this from occurring when designing the interface logic.

TIMING DIAGRAMS







APPLICATIONS INFORMATION

GENERAL CONSIDERATIONS

Figures 1 and 2 show basic circuit diagrams for K-Series modem integrated circuits. K-Series products are designed to be used in conjunction with a control processor, a UART or RS-232 serial data interface, and a DAA phone line interface to function as a typical intelligent modem. The K-Series ICs interface directly with Intel 8048 and 80C51 microprocessors for control and status monitoring purposes. Two typical DAA arrangements are shown: one for a split ±5 or ±12 volt design and one for a single 5 volt design. These diagrams are for reference only and do not represent production-ready modem designs.

K-Series devices are available with two control interface versions: one for a parallel multiplexed address/data interface, and one for a serial interface. The parallel version is intended for use with 8039/48 or 8031/51 microcontrollers from Intel or many other manufacturers. The serial interface can be used with other microcontrollers or in applications where only a limited number of port lines are available or the application does not lend itself to a multiplexed address/data interface. The parallel versions may also be used in the Serial mode, as explained in the data sheet pin description.

In most applications the controller will monitor the serial data for commands from the DTE and the received data for break signals from the far end modem. In this way, commands to the modem are sent over the same line as the transmitted data. In other applications the RS-232 interface handshake lines are used for modem control




FIGURE 1: Basic Box Modem with Dual-Supply Hybrid

APPLICATIONS INFORMATION (continued) DIRECT ACCESS ARRANGEMENT (DAA)

The telephone line interfaces show two examples of how the "hybrid" may be implemented. The split supply design (Figure 1) is a typical two op-amp hybrid. The receive op-amp serves two purposes. It supplies gain to amplify the receive signal to the proper level for the modem's detectors and demodulator, and it removes the transmitted signal from the receive signal present at the transformer. This is done by supplying a portion of the transmitted signal to the non-inverting input of the receive op-amp at the same amplitude as the signal appearing at the transformer, making the transmit signal Common mode.

The single-supply hybrid is more complex than the dual-supply version described above, but its use eliminates the need for a second power supply. This circuit (Figure 2) uses a bridged drive to allow undistorted signals to be sent with a single 5 volt supply.

Because DTMF tones utilize a higher amplitude than data, these signals will clip if a single-ended drive approach is used. The bridged driver uses an extra op-amp (U1A) to invert the signal coming from the gain setting op-amp (U1B) before sending it to the other leg of the transformer. Each op-amp then supplies half the drive signal to the transformer. The receive amplifier (U1C) picks off its signal at the junction of the impedance matching resistor and the transformer. Because the bottom leg of the transformer is being driven in one direction by U1A and the resistor is driven in the opposite direction at the same time by U1B, the junction of the transformer and resistor remains relatively constant and the receive signal is unaffected.

DESIGN CONSIDERATIONS

TDK Semiconductor's 1-chip modem products include all basic modem functions. This makes these devices adaptable for use in a variety of applications, and as easy to control as conventional digital bus peripherals.




FIGURE 2: Single 5V Hybrid Version

Unlike digital logic circuitry, modem designs must properly contend with precise frequency tolerances and very low level analog signals, to ensure acceptable performance. Using good analog circuit design practices will generally result in a sound design. Following are additional recommendations which should be taken into consideration when starting new designs.

CRYSTAL OSCILLATOR

The K-Series crystal oscillator requires a Parallel mode (antiresonant) crystal, which operates at 11.0592 MHz. It is important that this frequency be maintained to within $\pm 0.01\%$ accuracy.

In order for a Parallel mode crystal to operate correctly and to specification, it must have a load capacitor connected to the junction of each of the crystal and internal inverter connections, terminated to ground. The values of these capacitors depend primarily on the crystal's characteristics, and to a lesser degree on the internal inverter circuit. The values used affect the accuracy and start up characteristics of the oscillator.

LAYOUT CONSIDERATIONS

Good analog/digital design rules must be used to control system noise in order to obtain highest performance in modem designs. The more digital circuitry present on the PC board, the more this attention to noise control is needed. The modem should be treated as a high impedance analog device. A 22 µF electrolytic capacitor in parallel with a 0.22 μF ceramic capacitor between VDD and GND is recommended. Liberal use of ground planes and larger traces on power and ground are also highly favored. High-speed digital circuits tend to generate a significant amount of EMI (Electro-Magnetic Interference) which must be minimized in order to meet regulatory agency limitations. To accomplish this, high speed digital devices should be locally bypassed, and the telephone line interface and K-Series device should be located close to each other near the area of the board where the phone line connection is accessed. To avoid problems, power supply and ground traces should be routed separately to the analog and digital functions on the board, and digital signals should not be routed near low level or high impedance analog traces. The analog and digital grounds should only connect at one point near the K-Series device ground pin to avoid ground loops. The K-Series modem IC's should have both high frequency and low frequency bypassing as close to the package as possible. The ISET resistor and bypass capacitor need to be as close to device as possible.

MODEM PERFORMANCE CHARACTERISTICS


The curves presented here define modem IC performance under a variety of line conditions while inducing disturbances that are typical of those encountered during data transmission on public service telephone lines. Test data was taken using an AEA Electronics' "Autotest I" modem test set and line simulator, operating under computer control. All tests were run full duplex, using a Hayes 2400 SmartmodemTM as the reference modem. A 511 pseudo-random-bit pattern was used for each data point. Noise was C-message weighted and all signal-to-noise (S/N) ratios reflect total power measurements similar to the CCITT measurement specification. The individual tests are defined as follows.


BER vs. S/N


This test measures the ability of the modem to operate over noisy lines with a minimum of data-transfer errors. Since some noise is generated in the best of dial-up lines, the modem must operate with the lowest S/N ratio possible. Better modem performance is indicated by test curves that are closest to the BER axis. A narrow spread between curves representing the four line parameters indicates minimal variation in performance while operating over a range of aberrant operating conditions. Typically, a modem will exhibit better BER-performance test curves receiving in the low band than in the high band.

BER vs. Receive Level


This test measures the dynamic range of the modem. Because signal levels vary widely over dialup lines, the widest possible dynamic range is desirable. The minimum Bell specification calls for 36 dB of dynamic range. S/N ratios are held constant at the indicated values while the receive level is lowered from a very high to very low signal levels. The width of the "bowl" of these curves, taken at the BER point, is the measure of dynamic range.









SIGNAL TO NOISE (dB)









MECHANICAL SPECIFICATIONS

28-Pin DIP







PACKAGE PIN DESIGNATIONS

(Top View)

CAUTION: Use handling procedures necessary for a static sensitive component.







28-Pin PLCC 73K324L-IH

ORDERING INFORMATION

PART DESCRIPTION	ORDER NO.	PACKAGE MARK
73K324L with Parallel Bus Interface		
28-Pin Dual In-Line	73K324L-IP	73K324L-IP
28-Pin Plastic Leaded Chip Carrier	73K324L-28IH	73K324L-28IH

No responsibility is assumed by TDK Semiconductor Corporation for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of TDK Semiconductor Corporation, and the company reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

TDK Semiconductor Corp., 2642 Michelle Drive, Tustin, CA 92780-7019, (714) 508-8800, FAX: (714) 508-8877, www.tdksemiconductor.com