

PIC12F529T48A Data Sheet

14-Pin, 8-Bit Flash Microcontrollers

© 2012 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620762424

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



14-Pin, 8-Bit Flash Microcontroller

High-Performance RISC CPU:

- Only 34 Single-Word Instructions
- All Single-Cycle Instructions Except for Program Branches which are Two-Cycle
- Four-Level Deep Hardware Stack
- Direct, Indirect and Relative Addressing modes for Data and Instructions
- · Operating Speed:
 - DC 8 MHz internal clock
 - DC 500 ns instruction cycle

Special Microcontroller Features:

- 8 MHz Precision Internal Oscillator
- Factory calibrated to ±1%
- In-Circuit Serial Programming[™] (ICSP[™])
- Power-on Reset (POR)
- Device Reset Timer (DRT)
- Watchdog Timer (WDT) with Dedicated On-Chip RC Oscillator for Reliable Operation
- Programmable Code Protection
- Multiplexed MCLR Input Pin
- Internal Weak Pull-Ups on I/O Pins
- Power-Saving Sleep mode
- Wake-up from Sleep on Pin Change
- Selectable Oscillator Options:
 - INTRC: 4 MHz or 8 MHz precision internal RC oscillator
 - EXTRC: External low-cost RC oscillator
 - XT: Standard crystal/resonator
 - LP: Power-saving, low-frequency crystal

Low-Power Features/CMOS Technology:


- Standby Current:
 - 250 nA @ 2.0V, RF Sleep, typical
- Operating Current:
 - 170 μA @ 4 MHz, 2.0V, RF Sleep, typical
 - 9.17 mA @ 4 MHz, 2.0V, RF on at +0 dBm, typical
 - 16.67 mA @ 4 MHz, 2.0V, RF on at +10 dBm, typical
- Watchdog Timer Current:
 1 µA @ 2.0V, typical
- High Endurance Program and Flash Data Memory Cells
 - 100,000 write Flash program memory endurance
 - 1,000,000 write Flash data memory endurance
 - Program and Flash data retention: >40 years
- Fully Static Design
- Operating Voltage Range: 2.0V to 3.7V
 Industrial temperature range: -40°C to +85°C

RF Transmitter:

- Fully Integrated Transmitter
- · FSK Operation up to 100 kbps
- OOK Operation up to 10 kbps
- Operation in 418, 434 and 868 MHz Bands: - 8 selectable center frequencies
- Configurable Output Power: +10 dBm, 0 dBm

Peripheral Features:

- 6 I/O Pins:
 - 5 I/O pins with individual direction control
 - 1 input-only pin
 - High-current sink/source for direct LED drive
- 8-Bit Real-Time Clock/Counter (TMR0) with 8-Bit Programmable Prescaler



Device	Program Memory	Data Memory		I/O R	RF Transmitter	Comparators	Timers (8-bit)	8-bit A/D
	Flash (words)	SRAM (bytes)	Flash (bytes)	10	RF fransmitter	Comparators		Channels
PIC12F529T48A	1536	201	64	6	1	0	1	0

Table of Contents

1.0	General Description	. 7
2.0	PIC12F529T48A Device Varieties	
3.0	Architectural Overview	11
4.0	Memory Organization	15
5.0	Flash Data Memory	23
6.0	I/O Port	25
7.0	Timer0 Module and TMR0 Register	33
8.0	Special Features Of The CPU	
9.0	RF Transmitter	51
10.0	Instruction Set Summary	55
11.0	Development Support	63
12.0	Electrical Characteristics	
13.0	DC and AC Characteristics Graphs and Charts	79
14.0	Packaging Information	87
		93
The Mi	crochip Web Site	95
Custon	ner Change Notification Service	95
Custon	her Support	95
Reader	Response	96
Produc	t Identification System	97

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

- To determine if an errata sheet exists for a particular device, please check with one of the following:
- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 GENERAL DESCRIPTION

The PIC12F529T48A device from Microchip Technology is a low-cost, high-performance, 8-bit, fullystatic, Flash-based CMOS microcontroller. It employs a RISC architecture with only 34 single-word/single-cycle instructions. All instructions are single cycle except for program branches, which take two cycles. The PIC12F529T48A device delivers performance an order of magnitude higher than their competitors in the same price category. The 12-bit wide instructions are highly symmetrical, resulting in a typical 2:1 code compression over other 8-bit microcontrollers in its class. The easy-to-use and easy to remember instruction set reduces development time significantly.

The PIC12F529T48A product is equipped with special features that reduce system cost and power requirements. The Power-on Reset (POR) and Device Reset Timer (DRT) eliminate the need for external Reset circuitry. There are four oscillator configurations to choose from including INTRC Internal Oscillator mode and the power-saving LP (Low-power) Oscillator mode. Power-Saving Sleep mode, Watchdog Timer and code protection features improve system cost, power and reliability.

The PIC12F529T48A device is available in the costeffective Flash programmable version, which is suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in Flash programmable microcontrollers, while benefiting from the Flash programmable flexibility.

The PIC12F529T48A product is supported by a full-featured macro assembler, a software simulator, a low-cost development programmer and a full-featured programmer. All the tools are supported on PC and compatible machines.

1.1 Applications

The PIC12F529T48A device fits in applications ranging from personal care appliances and security systems to low-power remote transmitters/receivers. The Flash technology makes customizing application programs (transmitter codes, appliance settings, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages, for through hole or surface mounting, make these microcontrollers perfect for applications with space limitations. Low cost, low power, high performance, ease of use and I/O flexibility make the PIC12F529T48A device very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, logic and programmable logic devices (PLDs) in larger systems and coprocessor applications).

PIC12E529T48A

		FIG12F529140A
Clock	Maximum Frequency of Operation (MHz)	8
Memory	Flash Program Memory	1536
	SRAM Data Memory (bytes)	201
	Flash Data Memory (bytes)	64
Peripherals	Timer Module(s)	TMR0
	Wake-up from Sleep on Pin Change	Yes
Features	I/O Pins	5
	Input Pins	1
	Internal Pull-ups	Yes
	In-Circuit Serial Programming™	Yes
	Number of Instructions	34
	Packages	14-pin TSSOP

TABLE 1-1:FEATURES AND MEMORY OF PIC12F529T48A

Note 1: The PIC12F529T48A device has Power-on Reset, selectable Watchdog Timer, selectable code-protect, high I/O current capability and precision internal oscillator.

2: The PIC12F529T48A device uses serial programming with data pin GP0 and clock pin GP1.

NOTES:

2.0 PIC12F529T48A DEVICE VARIETIES

When placing orders, please use the PIC12F529T48A Product Identification System at the back of this data sheet to specify the correct part number. Depending on application and production requirements, the proper device option can be selected using the information in this section.

2.1 Quick Turn Programming (QTP) Devices

Microchip offers a QTP programming service for factory production orders. This service is made available for users who choose not to program medium-to-high quantity units and whose code patterns have stabilized. The devices are identical to the Flash devices but with all Flash locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.2 Serialized Quick Turn ProgrammingSM (SQTPSM) Devices

Microchip offers a unique programming service, where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number, which can serve as an entry code, password or ID number.

NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC12F529T48A device can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC12F529T48A device uses a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architectures where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12 bits wide, making it possible to have all single-word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (34) execute in a single cycle (500 ns @ 8 MHz, 1 µs @ 4 MHz) except for program branches.

Table 3-1belowlistsmemorysupportedbythePIC12F529T48A device.

TABLE 3-1: PIC12F529T48A MEMORY

	Program Memory	Data Memory		
Device	Flash (words)	SRAM (bytes)	Flash Data (bytes)	
PIC12F529T48A	1536	201	64	

The PIC12F529T48A device can directly or indirectly address its register files and data memory. All Special Function Registers (SFR), including the PC, are mapped in the data memory. The PIC12F529T48A device has a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation, on any register, using any addressing mode. This symmetrical nature and lack of "special optimal situations" make programming with the PIC12F529T48A device simple, yet efficient. In addition, the learning curve is reduced significantly.

The PIC12F529T48A device contains an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8 bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, one operand is typically the W (working) register. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC) and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBWF and ADDWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with the corresponding device pins described in Table 3-2.




FIGURE 3-1: PIC12F529T48A ARCHITECTURAL BLOCK DIAGRAM

TABLE 3-2:	PIC12F5	29148A	PINOUT DE	SCRIPTION	
Name	Function	Туре	Input Type	Output Type	Description
GP0/ICSPDAT	GP0	I/O	TTL	CMOS	Bidirectional I/O port with weak pull-up.
	ICSPDAT	I/O	ST	CMOS	ICSP™ mode Schmitt Trigger.
GP1/ICSPCLK	GP1	I/O	TTL	CMOS	Bidirectional I/O port with weak pull-up.
	ICSPCLK	Ι	ST	—	ICSP™ mode Schmitt Trigger.
GP2/T0CKI	GP2	I/O	TTL	CMOS	Bidirectional I/O port.
	TOCKI	Ι	ST	—	Timer0 clock input.
GP3/MCLR/Vpp	GP3	Ι	TTL	—	Standard TTL input with weak pull-up.
	MCLR	Ι	ST	—	MCLR input (weak pull-up always enabled in this mode).
	Vpp	Ι	High Voltage	_	Test mode high voltage pin.
GP4/OSC2	GP4	I/O	TTL	CMOS	Bidirectional I/O port.
	OSC2	0	_	XTAL	XTAL oscillator output pin.
GP5/OSC1/	GP5	I/O	TTL	CMOS	Bidirectional I/O port.
CLKIN	OSC1	Ι	XTAL	—	XTAL oscillator input pin.
	CLKIN	Ι	ST	_	EXTRC Schmitt Trigger input.
Vdd	Vdd	Р	_	—	Positive supply for logic and I/O pins.
Vss	Vss	Р	_	—	Ground reference for logic and I/O pins.
Vddrf	VDDRF	Р	Power	_	RF Power Supply.
CTRL	CTRL	Ι	CMOS		Configuration Selection and Configuration Clock.
RFout	RFOUT	_	_	RF	Transmitter RF output.
VSSRF	VSSRF	Р	Power	_	RF Power Supply.
DATA	DATA	I/O	CMOS	CMOS	Configuration Data and Transmit Data.
XTAL	XTAL	_	XTAL		Crystal Oscillator.

Legend: I = Input, O = Output, I/O = Input/Output, P = Power, — = Not Used, TTL = TTL input, ST = Schmitt Trigger input, AN = Analog Voltage

3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the PC is incremented every Q1 and the instruction is fetched from program memory and latched into the instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2 and Example 3-1.

3.2 Instruction Flow/Pipelining

An instruction cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the PC to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the PC incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





FIGURE 3-2: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles, since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

4.0 MEMORY ORGANIZATION


The PIC12F529T48A memory is organized into program memory and data memory (SRAM). The self-writable portion of the program memory called Flash data memory, is located at addresses 600h-63Fh. As the device has more than 512 bytes of program memory, a paging scheme is used. Program memory pages are accessed using STATUS register bit, PA0. For the PIC12F529T48A, with data memory register files of more than 32 registers, a banking scheme is used. Data memory banks are accessed using the File Select Register (FSR).

4.1 Program Memory Organization for the PIC12F529T48A

The PIC12F529T48A device has an 11-bit Program Counter (PC) capable of addressing a 2K x 12 program memory space.

Only the first 1.5K x 12 (0000h-05FFh) are physically implemented (see Figure 4-1). Accessing a location above these boundaries will cause a wrap-around within the 1.5K x 12 space. The effective Reset vector is a 0000h (see Figure 4-1). Location 05FFh contains the internal clock oscillator calibration value. This value should never be overwritten.

FIGURE 4-1: MEMORY MAP



4.2 Data Memory (SRAM and FSRs)

Data memory is composed of registers or bytes of SRAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: Special Function Registers (SFR) and General Purpose Registers (GPR).

The Special Function Registers include the TMR0 register, the Program Counter Low (PCL), the STATUS register, the I/O register (port) and the File Select Register (FSR). In addition, the EECON, EEDATA and EEADR registers provide for interface with the Flash data memory.

The PIC12F529T48A register file is composed of 10 Special Function Registers and 201 General Purpose Registers.

4.2.1 GENERAL PURPOSE REGISTER FILE

The General Purpose Register file is accessed, either directly or indirectly, through the File Select Register (FSR). See Section 4.8 "Indirect Data Addressing: INDF and FSR Registers".




FIGURE 4-2: REGISTER FILE MAP

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral functions to control the operation of the device (Table 4-1).

The Special Function Registers can be classified into two sets. The Special Function Registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

4.2.3 LINEAR RAM

The last four banks, addresses 0x80 to 0xFF, are general purpose RAM registers, unbroken by SFRs. This region is ideal for indirect access using the FSR and INDF registers.

Note: Unlike other baseline devices, the FSR register does not contain bank bits and, therefore, does not affect direct addressing schemes. The FSR/INDF registers have full access to RAM.

TABLE 4-1:SPECIAL FUNCTION REGISTER SUMMARY

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset
N/A	TRISGPIO	_	—	TRISGPI05	TRISGPIO4	TRISGPI03	TRISGPIO2	TRISGPI01	TRISGPI00	11 1111
N/A	OPTION	Contains C	ontrol Bits to	Configure Tin	ner0 and Timer	0/WDT Presca	aler			1111 1111
N/A	BSR	—	—	—	—	—		BSR<2:0>		000
00h	INDF	Uses Contents of FSR to Address Data Memory (not a physical register)								xxxx xxxx
01h	TMR0	Timer0 Mo	Timer0 Module Register							
02h ⁽¹⁾	PCL	Low Order	Low Order 8 bits of PC							
03h	STATUS	GPWUF	PA1	PA0	TO	PD	Z	DC	С	0001 1xxx
04h	FSR	Indirect Da	ta Memory A	Address Pointe	r					XXXX XXXX
05h	OSCCAL	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	—	1111 111-
06h	GPIO	—	—	GP5	GP4	GP3	GP2	GP1	GP0	xx xxxx
21h	EECON	—	—	_	FREE	WRERR	WREN	WR	RD	0 x000
25h	EEDATA	EEDATA7	EEDATA6	EEDATA5	EEDATA4	EEDATA3	EEDATA2	EEDATA1	EEDATA0	XXXX XXXX
26h	EEADR	—	—	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	xx xxxx

Legend: x = unknown, u = unchanged, – = unimplemented, read as '0' (if applicable). Shaded cells = unimplemented or unused

Note 1: The upper byte of the Program Counter is not directly accessible. See Section 4.6 "Program Counter" for an explanation of how to access these bits.

4.3 STATUS register

This register contains the arithmetic status of the ALU, the Reset status and the page preselect bit.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u u1uu' (where u = unchanged).

Therefore, it is recommended that only BCF, BSF and MOVWF instructions be used to alter the STATUS register. These instructions do not affect the Z, DC or C bits from the STATUS register. For other instructions which do affect Status bits, see **Section 10.0 "Instruction Set Summary"**.

REGISTER 4-1: STATUS: STATUS REGISTER

R/W-0	R/W-0 R/W-	0 R-1	R-1	R/W-x	R/W-x	R/W-x					
GPWUF	PA1 PA0	TO	PD	Z	DC	С					
bit 7						bit 0					
Legend:	h:t \\/_\\/.:t		11 - 11-		(0)						
R = Readable			•	lemented bit, read							
-n = Value at I	POR '1' = Bit is	set	'0' = Bit is o	cleared	x = Bit is unkno	wn					
bit 7	GPWUF: Wake-up From	Sleep on Pin Chai	nge bit								
	1 = Reset due to wake-u		n change								
	0 = After power-up or oth										
bit 6-5	PA<1:0>: Program Page 00 = Page 0 (000h-1FFr										
	01 = Page 1 (200h-3FFr										
	10 = Page 2 (400h-5FFr										
	11 = Reserved. Do not u	se.									
bit 4	TO: Time-Out bit										
	1 = After power-up, CLRWDT instruction, or SLEEP instruction										
	0 = A WDT time-out occ	urred									
bit 3	PD: Power-Down bit	the granne instant	-1'								
	 1 = After power-up or by 0 = By execution of the s 		CUON								
bit 2	Z : Zero bit										
5112	1 = The result of an arith	metic or logic oper	ation is zero								
	0 = The result of an arith			ero							
bit 1	DC: Digit Carry/Borrow b	it (for ADDWF and S	UBWF instruc	tions)							
	ADDWF:										
	 1 = A carry from the 4th low-order bit of the result occurred 0 = A carry from the 4th low-order bit of the result did not occur 										
	SUBWF:		result did noi								
	1 = A borrow from the 4t	h low-order bit of th	ne result did n	ot occur							
	0 = A borrow from the 4t	h low-order bit of th	ne result occu	rred							
bit 0	C: Carry/Borrow bit (for A	ADDWF, SUBWF and	RRF, RLF ins i	ructions)							
	ADDWF:	SUBWF:		RRF OF RLF:							
	 1 = A carry occurred 0 = A carry did not occur 	1 = A borrow di		Load bit with LSI	o or MSb, respectiv	vely					
Note to D			Juneu								
Note 1: Do	o not set both PA0 and PA1.										

4.4 **OPTION Register**

The OPTION register is a 8-bit wide, write-only register, which contains various control bits to configure the Timer0/WDT prescaler and Timer0.

By executing the <code>OPTION</code> instruction, the contents of the W register will be transferred to the <code>OPTION</code> register. A Reset sets the <code>OPTION<7:0></code> bits.

Note: If the T0SC bit is set to '1', it will override the TRIS function on the T0CKI pin.

REGISTER 4-2: OPTION: OPTION REGISTER

W-1	W-1	W-1	W-1	W-1	W-1	W-1	W-1	
GPWU	GPPU	TOCS	T0SE	PSA	PS2	PS1	PS0	
bit 7 bit								

Legend:								
R = Readal	ble bit W = V	Nritable bit	x = Bit is unknown					
-n = Value a	at POR '1' = I	Bit is set	'0' = Bit is cleared					
bit 7	GPWU: Enable Wal	ke-up On Pin	Change bit					
	1 = Disabled							
	0 = Enabled							
bit 6	GPPU: Enable Wea	k Pull-Ups bit	t					
	1 = Disabled							
	0 = Enabled							
bit 5		OCS: Timer0 Clock Source Select bit						
	1 = Transition on T0CKI pin							
		al instruction cycle clock (CLKOUT)						
bit 4	TOSE: Timer0 Source Edge Select bit							
	1 = Increment on high-to-low transition on TOCKI pin							
		•	nsition on TOCKI pin					
bit 3		PSA: Prescaler Assignment bit						
		1 = Prescaler assigned to the WDT						
	0 = Prescaler assig							
bit 2-0	PS<2:0>: Prescaler	Rate Select I	bits					
	Bit Value	Timer0 Rate	WDT Rate					
	000	1:2	1:1					
	001	1:4	1:2					
	010 011	1 : 8 1 : 16	1:4 1:8					
	100	1:32	1:16					
	101	1:64	1:32					
	110	1:128	1:64					
	111	1 : 256	1 : 128					

4.5 OSCCAL Register

bit 7-1

bit 0

The Oscillator Calibration (OSCCAL) register is used to calibrate the 8 MHz internal oscillator macro. It contains seven bits of calibration that uses a two's complement scheme for controlling the oscillator speed. See Register 4-3 for details.

REGISTER 4-3: OSCCAL: OSCILLATOR CALIBRATION REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	U-0
CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	—
bit 7							bit 0
l egend:							

Legenu.					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

CAL<6:0>: Oscillator Calibration bits

0111111 =	Maximum frequency
•	
•	
•	
0000001	
0000000 =	Center frequency
1111111	
•	
•	
•	
1000000 =	Minimum frequency
Unimpleme	nted: Read as '0'

4.6 **Program Counter**

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one every instruction cycle, unless an instruction changes the PC.


For a GOTO instruction, bits <8:0> of the PC are provided by the GOTO instruction word. The Program Counter (PCL) is mapped to PC<7:0>. Bits 5 and 6 of the STATUS register provide page information to bits 9 and 10 of the PC. (Figure 4-3).

For a CALL instruction, or any instruction where the PCL is the destination, bits <7:0> of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-3).

Instructions where the PCL is the destination, or modify PCL instructions, include MOVWF PCL, ADDWF PCL and BSF PCL, 5.

Note:	Because PC<8> is cleared in the CALL instruction or any modify PCL instruction,				
	all subroutine calls or computed jumps are limited to the first 256 locations of any				
	program memory page (512 words long).				

FIGURE 4-3: LOADING OF PC BRANCH INSTRUCTIONS



4.6.1 EFFECTS OF RESET

The PC is set upon a Reset, which means that the PC addresses the last location in the last page (i.e., the oscillator calibration instruction). After executing MOVLW XX, the PC will roll over to location 00h and begin executing user code.

The STATUS register page preselect bits are cleared upon a Reset, which means that page 0 is pre-selected.

Therefore, upon a Reset, a GOTO instruction will automatically cause the program to jump to page 0 until the value of the page bits is altered.

4.7 Stack

The PIC12F529T48A device has a four-deep, 12-bit wide hardware PUSH/POP stack.

A CALL instruction will PUSH the current value of Stack 1 into Stack 2 and then PUSH the current PC value, incremented by one, into Stack Level 1. If more than four sequential CALLs are executed, only the most recent four return addresses are stored.

A RETLW instruction will POP the contents of Stack Level 1 into the PC and then copy Stack Level 2 contents into Stack Level 1. If more than four sequential RETLWS are executed, the stack will be filled with the address previously stored in Stack Level 2. Note that the W register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

Note 1:	There are no Status bits to indicate Stack
	Overflow or Stack Underflow conditions.

2: There are no instruction mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL and RETLW instructions.

4.8 Indirect Data Addressing: INDF and FSR Registers


The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although Status bits may be affected).

The FSR is an 8-bit wide register. It is used in conjunction with the INDF Register to indirectly address the data memory area.

EXAMPLE 4-1: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

NEXT	MOVLW MOVWF CLRF INCF	0x10 FSR INDF FSR,F	;initialize pointer ;to RAM ;clear INDF ;register ;inc pointer
	BTFSC GOTO	FSR,4 NEXT	;all done? ;NO, clear next
CONTINUE	0010	110271	
	:		;YES, continue



4.9 Direct Data Addressing

Banking when using direct addressing methods is accomplished using the $_{\rm MOVLB}$ instruction to write to the BSR. The BSR, like the OPTION register, is not mapped to user-accessable memory. The value in BSR has no effect on indirect addressed operations.

5.0 FLASH DATA MEMORY CONTROL

The Flash data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers (SFRs).

5.1 Reading Flash Data Memory

To read a Flash data memory location the user must:

- Write the EEADR register
- · Set the RD bit of the EECON register

The value written to the EEADR register determines which Flash data memory location is read. Setting the RD bit of the EECON register initiates the read. Data from the Flash data memory read is available in the EEDATA register immediately. The EEDATA register will hold this value until another read is initiated or it is modified by a write operation. Program execution is suspended while the read cycle is in progress. Execution will continue with the instruction following the one that sets the WR bit. See Example 5-1 for sample code.

EXAMPLE 5-1: READING FROM FLASH DATA MEMORY

BANKSEL EEADR	i
MOVF DATA_EE_ADDR, W	;
MOVWF EEADR	;Data Memory
	;Address to read
BANKSEL EECON1	;
BSF EECON, RD	;EE Read
MOVF EEDATA, W	;W = EEDATA

Note: Only a BSF command will work to enable the Flash data memory read documented in Example 5-1. No other sequence of commands will work, no exceptions.

5.2 Writing and Erasing Flash Data Memory

Flash data memory is erased one row at a time and written one byte at a time. The 64-byte array is made up of eight rows. A row contains eight sequential bytes. Row boundaries exist every eight bytes.

Generally, the procedure to write a byte of data to Flash data memory is:

- 1. Identify the row containing the address where the byte will be written.
- 2. If there is other information in that row that must be saved, copy those bytes from Flash data memory to RAM.

- 3. Perform a row erase of the row of interest.
- 4. Write the new byte of data and any saved bytes back to the appropriate addresses in Flash data memory.

To prevent accidental corruption of the Flash data memory, an unlock sequence is required to initiate a write or erase cycle. This sequence requires that the bit set instructions used to configure the EECON register happen exactly as shown in Example 5-2 and Example 5-3, depending on the operation requested.

5.2.1 ERASING FLASH DATA MEMORY

A row must be manually erased before writing new data. The following sequence must be performed for a single row erase.

- 1. Load EEADR with an address in the row to be erased.
- 2. Set the FREE bit to enable the erase.
- 3. Set the WREN bit to enable write access to the array.
- 4. Set the WR bit to initiate the erase cycle.

If the WREN bit is not set in the instruction cycle after the FREE bit is set, the FREE bit will be cleared in hardware.

If the WR bit is not set in the instruction cycle after the WREN bit is set, the WREN bit will be cleared in hardware.

Sample code that follows this procedure is included in Example 5-2.

Program execution is suspended while the erase cycle is in progress. Execution will continue with the instruction following the one that sets the WR bit.

EXAMPLE 5-2: ERASING A FLASH DATA MEMORY ROW

BANKSEL	EEADR	
MOVLW	EE_ADR_ERASE	; LOAD ADDRESS OF ROW TO
		; ERASE
MOVWF	EEADR	;
BSF	EECON, FREE	; SELECT ERASE
BSF	EECON, WREN	; ENABLE WRITES
BSF	EECON,WR	; INITITATE ERASE

- Note 1: The FREE bit may be set by any command normally used by the core. However, the WREN and WR bits can only be set using a series of BSF commands, as documented in Example 5-1. No other sequence of commands will work, no exceptions.
 - **2:** Bits <5:3> of the EEADR register indicate which row is to be erased.

5.2.2 WRITING TO FLASH DATA MEMORY

Once a cell is erased, new data can be written. Program execution is suspended during the write cycle. The following sequence must be performed for a single byte write.

- 1. Load EEADR with the address.
- 2. Load EEDATA with the data to write.
- 3. Set the WREN bit to enable write access to the array.
- 4. Set the WR bit to initiate the erase cycle.

If the WR bit is not set in the instruction cycle after the WREN bit is set, the WREN bit will be cleared in hardware.

Sample code that follows this procedure is included in Example 5-3.

EXAMPLE 5-3: WRITING A FLASH DATA MEMORY ROW

BANKSEL	EEADR		
MOVLW	EE_ADR_WRITE	;	LOAD ADDRESS
MOVWF	EEADR	;	
MOVLW	EE_DATA_TO_WRITE	;	LOAD DATA
MOVWF	EEDATA	;	INTO EEDATA REGISTER
BSF	EECON, WREN	;	ENABLE WRITES
BSF	EECON,WR	;	INITITATE ERASE

- Note 1: Only a series of BSF commands will work to enable the memory write sequence documented in Example 5-2. No other sequence of commands will work, no exceptions.
 - 2: For reads, erases and writes to the Flash data memory, there is no need to insert a NOP into the user code as is done on mid-range devices. The instruction immediately following the "BSF EECON, WR/RD" will be fetched and executed properly.

5.3 Write Verify

Depending on the application, good programming practice may dictate that data written to the Flash data memory be verified. Example 5-4 is an example of a write verify.

EXAMPLE 5-4: WRITE VERIFY OF DATA EEPROM

MOVF	EEDATA, W	;EEDATA has not changed
		;from previous write
BSF	EECON, RD	;Read the value written
XORWF	EEDATA, W	;
BTFSS	STATUS, Z	;Is data the same
GOTO	WRITE_ERR	;No, handle error
		;Yes, continue

5.4 Code Protection

Code protection does not prevent the CPU from performing read or write operations on the Flash data memory. Refer to the code protection chapter for more information.

6.0 I/O PORT

As with any other register, the I/O register(s) can be written and read under program control. However, read instructions (e.g., MOVF PORTB, W) always read the I/O pins independent of the pin's Input/Output modes. On Reset, all I/O ports are defined as input (inputs are at high-impedance) since the I/O control registers are all set.

6.1 GPIO

GPIO is an 8-bit I/O register. Only the low-order 6 bits are used (GP<5:0>). Bits 7 and 6 are unimplemented and read as '0's. Please note that GP3 is an input-only pin. The Configuration Word can set several I/O's to alternate functions. When acting as alternate functions, the pins will read as '0' during a port read. Pins GP0, GP1, and GP3 can be configured with weak pull-ups and also for wake-up on change. The wake-up on change and weak pull-up functions are not pin selectable. If GP3/MCLR is configured as MCLR, weak pullup is always on and wake-up on change for this pin is not enabled.

6.2 TRIS Registers

The Output Driver Control registers are loaded with the contents of the W register by executing the TRIS f instruction. A '1' from a TRISGPIO register bit puts the corresponding output driver in a high-impedance (Input) mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer.

The TRISGPIO register is "write-only". Bits <5:0> are set (output drivers disabled) upon Reset.

Note:	If the T0CS bit is set to '1', it will override
	the TRISGPIO function on the T0CKI pin.

TABLE 6-1:	WEAK PULL-UP ENABLED
	PINS

Pin	WPU	WU
GP0	Y	Y
GP1	Y	Y
GP2	Ν	Ν
GP3	Y ⁽¹⁾	Y
GP4	N	Ν
GP5	Ν	Ν

Note 1: When MCLRE = 1, the weak pull-up on GP3/MCLR is always enabled.

2: WPU = Weak pull-up; WU = Wake-up.

REGISTER 6-1: GPIO: GPIO REGISTER

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
_	_	GP5	GP4	GP3	GP2	GP1	GP0	
bit 7 bit 0								
Legend:								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **GP<5:0>**: GPIO I/O Pin bits 1 = GPIO pin is >VIH min.

0 = GPIO pin is <VIL max.

REGISTER 6-2: TRISGPIO: TRI-STATE GPIO REGISTER

U-0	U-0	W-1	W-1	W-1	W-1	W-1	W-1
_	—	TRISGPI05	TRISGPIO4	TRISGPIO3	TRISGPIO2	TRISGPIO1	TRISGPI00
bit 7 bit							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-0 TRISGPIO<5:0>: GPIO Tri-State Control bits


1 = GPIO pin configured as an input (tri-stated)


0 = GPIO pin configured as an output


6.3 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 6-1. All port pins, except GP3 which is input only, may be used for both input and output operations. For input operations, these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF GPIO, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit in TRISGPIO must be cleared (= 0). For use as an input, the corresponding TRISGPIO bit must be set. Any I/O pin (except GP3) can be programmed individually as input or output.













FIGURE 6-4: GP5/OSC1/CLKIN






TABLE 6-2: SUMMARY OF PORT REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
GPIO	—	-	GP5	GP4	GP3	GP2	GP1	GP0	26
TRISGPIO	—	_	TRISGPI05	TRISGPIO4	TRISGPIO3	TRISGPIO2	TRISGPI01	TRISGPI00	26
STATUS	GPWUF	PA1	PA0	TO	PD	Z	DC	С	18
OPTION	GPWU	GPPU	TOCS	T0SE	PSA	PS2	PS1	PS0	19

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', Shaded cells = unimplemented, read as '0', q = depends on the condition

6.4 I/O Programming Considerations

6.4.1 BIDIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and re-write the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit 5 of GPIO will cause all eight bits of GPIO to be read into the CPU, bit 5 to be set and the GPIO value to be written to the output latches. If another bit of GPIO is used as a bidirectional I/O pin (say bit 0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stavs in the Input mode, no problem occurs. However, if bit 0 is switched into Output mode later on, the content of the data latch may now be unknown.

Example 6-1 shows the effect of two sequential Read-Modify-Write instructions (e.g., BCF, BSF, etc.) on an I/O port.

A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin ("wired OR", "wired AND"). The resulting high output currents may damage the chip.

EXAMPLE 6-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

;Initial GPIO Set ;GPIO<5:3> Inputs ;GPIO<2:0> Output	5				
;	GPIO latch	GPIO pins			
BCF GPIO, 4 MOVLW 007h;	;01 -ppp ;10 -ppp	11 pppp			
TRIS GPIO;	;10 -ppp	11 pppp			
Note 1: The user may have expected the pin values to be '00 pppp'. The 2nd BCF caused GP5 to be latched as the pin value (High).					

6.4.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 6-6). Therefore, care must be exercised if a write, followed by a read operation, is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction causes that file to be read into the CPU. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

Q1 | Q2 | Q3 | Q4 | PC + 1 PC + 3 PC + 2 This example shows a write to GPIO followed Instruction by a read from GPIO. Fetched MOVWF GPIO MOVF GPIO, W NOP NOP Data setup time = (0.25 TCY - TPD) where: TCY = instruction cycle. GP<5:0> TPD = propagation delay Therefore, at higher clock frequencies, a Port pin written here Port pin sampled here write followed by a read may be problematic. Instruction Executed MOVWF GPIO MOVE PORTE W NOP (Write to GPIO) (Read PORTB)

FIGURE 6-6: SUCCESSIVE I/O OPERATION

7.0 TIMER0 MODULE AND TMR0 REGISTER

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
- Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select:
- Edge select for external clock

Figure 7-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing the T0CS bit (OPTION<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two cycles (Figure 7-2 and Figure 7-3). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit (OPTION<5>). In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The T0SE bit (OPTION<4>) determines the source edge. Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 7.1 "Using Timer0 with an External Clock".

The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both. The prescaler assignment is controlled in software by the control bit, PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable. Section 7.2 "Prescaler" details the operation of the prescaler.

A summary of registers associated with the Timer0 module is found in Table 7-1.

The Timer0 contained in the CPU core follows the standard baseline definition.




FIGURE 7-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE

(Program Counter)	PC - 1		Q1 Q2 Q3 Q4	PC + 2	$\left(\frac{PC+3}{PC+3} \right)$	PC + 4	PC+5	(PC+6)
nstruction Fetch	1 1 1	MOVWF TMR0	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	
Fimer0	(то)	T0 + 1 χ	T0 + 2		NTO X	X	NT0 + 1)	NT0 + 2
nstruction Executed	1 1 1 1	1 1 1 1	Write TMR0 executed	Read TMR0 reads NT0	Read TMR0 reads NT0	Read TMR0 reads NT0	Read TMR0 reads NT0 + 1	Read TMR0 reads NT0 + 2

FIGURE 7-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2

PC (Program Counter)	Q1 Q2 Q3 Q4 (Q1 Q2 Q3 Q4 PC	Q1 Q2 Q3 Q4 (Q1 Q2 Q3 Q4 (PC + 2)	Q1 Q2 Q3 Q4 (PC + 3)	Q1 Q2 Q3 Q4 (Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4 (
Instruction Fetch		MOVWF TMR0	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	
Timer0	, ζΥ	T0 + 1		I 	NT0	ı •	<u> </u>	NT0 + 1
Timero		1 .0 .				· ·		
Instruction	1 1	1 1	: 🛉 🔡	t 🕈	1	¦ ≜	; †	¦ ≜ :
Executed	1 ,	1	Write TMR0 executed	Read TMR0 reads NT0	Read TMR0 reads NT0	Read TMR0 reads NT0	Read TMR0 reads NT0 + 1	Read TMR0 reads NT0 + 2

TABLE 7-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0						Bit 0	Register on Page		
01h	TMR0	Timer0 – 8	Timer0 – 8-bit Real-Time Clock/Counter					33*		
N/A	OPTION	GPWU	GPPU	TOCS	T0SE	PSA	PS2	PS1	PS0	19
N/A	TRISGPIO		_	TRISGPI05	TRISGPIO4	TRISGPIO3	TRISGPI02	TRISGPI01	TRISGPI00	26

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', Shaded cells = unimplemented, read as '0'

* Page provides register information.

7.1 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.


7.1.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 7-4). Therefore, it is necessary for T0CKI to be high for at least two T0SC (and a small RC delay of two Tt0H) and low for at least two T0SC (and a small RC delay of two Tt0H). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least four Tosc (and a small RC delay of four TtOH) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of TtOH. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

7.1.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 7-4 shows the delay from the external clock edge to the timer incrementing.





3: The arrows indicate the times at which sampling occurs.

7.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module or as a postscaler for the Watchdog Timer (WDT), respectively (see **Section 8.6 "Watch-dog Timer (WDT)**"). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet.

Note:	The prescaler may be used by either the
	Timer0 module or the WDT, but not both.
	Thus, a prescaler assignment for the
	Timer0 module means that there is no
	prescaler for the WDT and vice versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a Reset, the prescaler contains all '0's.

7.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution). To avoid an unintended device Reset, the following instruction sequence (Example 7-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.


EXAMPLE 7-1: CHANGING PRESCALER (TIMER0 \rightarrow WDT)

CLRWDT		;Clear WDT
CLRF	TMR0	;Clear TMR0 and Prescaler
MOVLW	b'00xx1111'	
OPTION		
CLRWDT		;PS<2:0> are 000 or 001
MOVLW	b'00xx1xxx'	;Set Postscaler to
OPTION		;desired WDT rate

To change the prescaler from the WDT to the Timer0 module, use the sequence shown in Example 7-2. This sequence must be used even if the WDT is disabled. A CLRWDT instruction should be executed before switching the prescaler.

EXAMPLE 7-2:	CHANGING PRESCALER			
	(WDT \rightarrow TIMER0)			

CLRWDT	Clear WDT and
	;prescaler
MOVLW b'xxxx0xxx'	;Select TMR0, new
	;prescale value and
	;clock source
OPTION	



NOTES:

8.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits that deal with the needs of real-time applications. The PIC12F529T48A microcontroller has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection. These features are:

- · Oscillator Selection
- Reset:
 - Power-on Reset (POR)
 - Device Reset Timer (DRT)
 - Wake-up from Sleep on Pin Change
- Watchdog Timer (WDT)
- Sleep
- Code Protection
- · ID Locations
- In-Circuit Serial Programming[™]

The PIC12F529T48A device has a Watchdog Timer, which can be shut off only through Configuration bit WDTE. It runs off of its own RC oscillator for added reliability. If using XT or LP selectable oscillator options, there is always an 18 ms (nominal) delay provided by the Device Reset Timer (DRT), intended to keep the chip in Reset until the crystal oscillator is stable. If using INTRC or EXTRC, the DRT provides a 1 ms (nominal) delay.

The Sleep mode is designed to offer a very low-current Power-Down mode. The user can wake-up the device from Sleep through a change-on-input-pin or through a Watchdog Timer time-out. Several oscillator options are also made available to allow the part to fit the application, including an internal 4 MHz or 8 MHz oscillator. The EXTRC oscillator option saves system cost while the LP crystal option saves power. A set of Configuration bits are used to select various options.

8.1 Configuration Bits

The PIC12F529T48A Configuration Words consist of 12 bits. Configuration bits can be programmed to select various device configurations. Two bits are for the selection of the oscillator type; <u>one bit</u> is the Watchdog Timer enable bit, one bit is the MCLR enable bit and six bits are for code protection (Register 8-1).

U-1	P-1	P-1	P-1	P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
_	CP3	CP2	CP1	CP0	CPDF	IOSCFS	MCLRE	CP	WDTE	FOSC1	FOSC0
bit 11											bit 0
Legend:											
R = Read	lable bit		W = Writ	able bit	U	= Unimple	mented bit	, read as	ʻ0'		
-n = Valu	e at POR		'1' = Bit i	s set	ʻ0ʻ	' = Bit is cle	ared		x = Bit is	unknown	
bit 11	Unimple	emented	Read as '	1'							
bit 10-7	CP<3:0>	: Enhanc	ed Code F	Protect bi	its						
			ect disable								
			ect enable ry access		(3)						
bit 6					ata Memo						
DILO		de protect		- FIASIT L		n y					
		de protect									
bit 5		-		Frequen	cy Select b	oit					
			SC speed		,						
	0 = 4 N	/Hz INTO	SC speed								
bit 4	MCLRE:	Master C	lear Enab	le bit							
			oin functio								
		-			P3, MCLR	internally ti	ed to VDD				
bit 3		•	Word Par	ity bit(+)							
		rity bit set rity bit clea									
bit 2		•	Timer En	able bit							
		T enable									
		DT disable									
bit 1-0	FOSC<1	: 0>: Osci	llator Sele	ction bits	3						
	00 = LP	oscillator	with 18 m	s DRT ⁽²⁾							
	01 = XT	oscillator	with 18 m	s DRT ⁽²⁾							
			1 ms DRT ⁽ 1 ms DRT								
	11 - EX			()							
Note 1	: Refer to program	o the "Pl n/erase th	IC12F529 ⁻ ne Configu	T48A Me ration W	e <i>mory Pro</i> ord.	ogramming	Specificat	tion", DS	41619 to	determine	e how to
2	designe	er to ensu able opera	ure the us	e of eith	ner 18 ms	ock mode s (nominal) or VDD rise	DRT or t	he 1 ms	(nominal)	DRT will	result in

REGISTER 8-1: CONFIG: CONFIGURATION WORD REGISTER⁽¹⁾

See Section 8.9 "Program Verification/Code Protection".
 Set or clear to create odd parity with Configuration Word excluding CP<3:0>.

8.2 Oscillator Configurations

8.2.1 OSCILLATOR TYPES

The PIC12F529T48A device can be operated in up to four different oscillator modes. The user can program using the Configuration bits (FOSC<1:0>), to select one of these modes:

- LP: Low-Power Crystal
- XT: Crystal/Resonator
- INTRC: Internal 4 MHz or 8 MHz Oscillator
- EXTRC: External Resistor/Capacitor

8.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT or LP modes, a crystal or ceramic resonator is connected to the (GP5)/OSC1/(CLKIN) and (GP4)/OSC2 pins to establish oscillation (Figure 8-1). The PIC12F529T48A oscillator designs require the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT or LP modes, the device can drive an external clock source have the (GP5)/OSC1/CLKIN pin (Figure 8-2). When the part is used in this fashion, the output drive levels on the OSC2 pin are very weak. This pin should be left open and unloaded. Also when using this mode, the external clock should observe the frequency limits for the clock mode chosen (XT or LP).

Note 1:	The user should verify that the device
	oscillator starts and performs as
	expected. Adjusting the loading capaci-
	tor values and/or the Oscillator mode
	may be required.

FIGURE 8-1: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (XT OR LP OSC

CONFIGURATION)




FIGURE 8-2:

EXTERNAL CLOCK INPUT OPERATION (XT OR LP OSC CONFIGURATION)




TABLE 8-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS (1)

Osc. Type	Resonator Cap. Range Freq. C1		Cap. Range C2	
XT	4.0 MHz	30 pF	30 pF	
Note 1:	guidance or its own char consult the	values shown a nly. Since each i acteristics, the resonator manu values of extern	resonator has user should facturer for	

TABLE 8-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR – PIC12F529T48A⁽²⁾

Osc. Type	Resonator Freq.	5			
LP	32 kHz ⁽¹⁾	15 pF	15 pF		
XT	200 kHz 47-68 pF 1 MHz 15 pF 4 MHz 15 pF		47-68 pF 15 pF 15 pF		
Note 1:	For VDD > 4.5V, C1 = C2 \approx 30 pF is recommended.				
2:	guidance or avoid overd level specifi its own char consult the	values shown a nly. Rs may be r riving crystals w cation. Since ea racteristics, the crystal manufac values of extern	equired to <i>i</i> th low drive ach crystal has user should turer for		

8.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 8-3 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

FIGURE 8-3: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 8-4 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 8-4: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



8.2.4 EXTERNAL RC OSCILLATOR


For timing insensitive applications, the RC circuit option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit-to-unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used.

Figure 8-5 shows how the R/C combination is connected to the PIC12F529T48A device. For REXT values below 3.0 k Ω , the oscillator operation may become unstable, or stop completely. For very high REXT values (e.g., 1 M Ω), the oscillator becomes sensitive to noise, humidity and leakage. It is recommended keeping REXT between 5.0 k Ω and 100 k Ω .

Although the oscillator will operate with no external capacitor (CEXT = 0 pF), it is recommended using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance. See Figure 12-1 and Figure 12-2.



EXTERNAL RC OSCILLATOR MODE



8.2.5 INTERNAL 4/8 MHz RC OSCILLATOR

The internal RC oscillator provides a fixed 4/8 MHz (nominal) system clock at VDD = 3.5V and 25°C, (see **Section 12.0** "**Electrical Characteristics**" for information on variation over voltage and temperature).

In addition, a calibration instruction is programmed into the last address of memory, which contains the calibration value for the internal RC oscillator. This location is always non-code-protected, regardless of the code-protect settings. This value is programmed as a MOVLW XX instruction where XX is the calibration value, and is placed at the Reset vector. This will load the W register with the calibration value upon Reset and the PC will then roll over to the users program at address 0x000. The user then has the option of writing the value to the OSCCAL Register (05h) or ignoring it.

OSCCAL, when written to with the calibration value, will "trim" the internal oscillator to remove process variation from the oscillator frequency.

Note: Erasing the device will also erase the pre-programmed internal calibration value for the internal oscillator. The calibration value must be read prior to erasing the part so it can be reprogrammed correctly later.

For the PIC12F529T48A device, only bits <7:1> of OSCCAL are used for calibration. See Register 4-3 for more information.

Note: The bit 0 of the OSCCAL register is unimplemented and should be written as '0' when modifying OSCCAL for compatibility with future devices.

8.3 Reset

The device differentiates between various kinds of Reset:

- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during Sleep
- · WDT Time-out Reset during normal operation
- · WDT Time-out Reset during Sleep
- Wake-up from Sleep on pin change

Some registers are not reset in any way, and they are unknown on Power-on Reset (POR) and unchanged in any other Reset. Most other registers are reset to "Reset state" on Power-on Reset (POR), MCLR, WDT or Wake-up on pin change Reset during normal operation. They are not affected by a WDT Reset during Sleep or MCLR Reset during Sleep, since these Resets are viewed as resumption of normal operation.

Register	Address	Power-on Reset	MCLR Reset, WDT Time-out, Wake-up On Pin Change
W	_	qqqq qqq0(1)	ସମ୍ପସ୍ ପ୍ରସ୍ପ ⁰ (1)
INDF	00h	xxxx xxxx	uuuu uuuu
TMR0	01h	xxxx xxxx	uuuu uuuu
PCL	02h	1111 1111	1111 1111
STATUS	03h	0001 1xxx	q00q quuu (2), (3)
FSR	04h	110x xxxx	11uu uuuu
OSCCAL	05h	1111 111-	uuuu uuu-
PORTB	06h	xx xxxx	uu uuuu
OPTION	_	1111 1111	1111 1111
TRIS	_	11 1111	11 1111
BSR	_	000	000
EECON	21h	0 x000	0 q000
EEDATA	25h	xxxx xxxx	uuuu uuuu
EEADR	26h	xx xxxx	uu uuuu

TABLE 8-3: RESET CONDITIONS FOR REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.

Note 1: Bits <7:1> of W register contain oscillator calibration values due to MOVLW XX instruction at top of memory.

2: See Table 8-4 for Reset value for specific conditions.

3: If Reset was due to wake-up on pin change, then bit 7 = 1. All other Resets will cause bit 7 = 0.


TABLE 8-4: RESET CONDITION FOR SPECIAL REGISTERS

	STATUS Addr: 03h
Power-on Reset	0-01 1xxx
MCLR Reset during normal operation	0-0u uuuu
MCLR Reset during Sleep	0-01 Ouuu
WDT Reset during Sleep	0-00 Ouuu
WDT Reset normal operation	0-00 uuuu
Wake-up from Sleep on pin change	1-01 Ouuu

Legend: u = unchanged, x = unknown

8.3.1 MCLR ENABLE

This Configuration bit, when unprogrammed (left in the '1' state), enables the external \overline{MCLR} function. When programmed, the \overline{MCLR} function is tied to the internal VDD and the pin is assigned to be a I/O. See Figure 8-6.



8.4 Power-on Reset (POR)

The PIC12F529T48A device incorporates an on-chip Power-on Reset (POR) circuitry, which provides an internal chip Reset for most power-up situations.

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. To take advantage of the internal POR, program the GP3/MCLR/VPP pin as MCLR and tie through a resistor to VDD, or program the pin as GP3, in which case, an internal weak pull-up resistor is implemented using a transistor (refer to Table 12-3 for the pull-up resistor ranges). This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See **Section 12.0 "Electrical Characteristics"** for details.

When the devices start normal operation (exit the Reset condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the devices must be held in Reset until the operating parameters are met.

A simplified block diagram of the on-chip Power-on Reset circuit is shown in Figure 8-7.

The Power-on Reset circuit and the Device Reset Timer (see Section 8.5 "Device Reset Timer (DRT)") circuit are closely related. On power-up, the Reset latch is set and the DRT is reset. The DRT timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18 ms or 1 ms, it will reset the Reset latch and thus end the on-chip Reset signal.


A power-up example where MCLR is held low is shown in Figure 8-8. VDD is allowed to rise and stabilize before bringing MCLR high. The chip will actually come out of Reset TDRT after MCLR goes high.

In Figure 8-9, the on-chip Power-on Reset feature is being used (MCLR and VDD are tied together or the pin is programmed to be GP3). The VDD is stable before the Start-up timer times out and there is no problem in getting a proper Reset. However, Figure 8-10 depicts a problem situation where VDD rises too slowly. The time between when the DRT senses that MCLR is high and when MCLR and VDD actually reach their full value, is too long. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip may not function correctly. For such situations, we recommend that external RC circuits be used to achieve longer POR delay times (Figure 8-9).


Note:	When the devices start normal operation
	(exit the Reset condition), device operat-
	ing parameters (voltage, frequency, tem-
	perature, etc.) must be met to ensure
	operation. If these conditions are not met,
	the device must be held in Reset until the
	operating conditions are met.


For additional information, refer to Application Note AN522, "*Power-Up Considerations*" (DS00522).


FIGURE 8-7: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT












© 2012 Microchip Technology Inc.



8.5 Device Reset Timer (DRT)

On the PIC12F529T48A device, the DRT runs any time the device is powered up. DRT runs from Reset and varies based on oscillator selection and Reset type (see Table 8-5).

The DRT operates on an internal RC oscillator. The processor is kept in Reset as long as the DRT is active. The DRT delay allows VDD to rise above VDD min. and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip <u>DRT</u> keeps the devices in a Reset <u>condition</u> after <u>MCLR</u> has reached a logic high (VIH MCLR) level. Programming GP3/MCLR/VPP as MCLR and using an external RC network connected to the MCLR input is not required in most cases. This allows savings in cost-sensitive and/or space restricted <u>applications</u>, as well as allowing the use of the GP3/MCLR/VPP pin as a general purpose input.

The Device Reset Time delays will vary from chip-to-chip due to VDD, temperature and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out from Sleep. This is particularly important for applications using the WDT to wake from Sleep mode automatically.

Reset sources are POR, MCLR, WDT time-out and wake-up on pin change. See Section 8.8.2 "Wake-up from Sleep", Notes 1, 2 and 3.

TABLE 8-5: DRT (DEVICE RESET TIMER PERIOD)

Oscillator Configuration	POR Reset	Subsequent Resets
INTOSC, EXTRC	1 ms (typical)	10 μs (typical)
LP, XT	18 ms (typical)	18 ms (typical)

8.6 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the external RC oscillator of the (GP5)/OSC1/CLKIN pin and the internal 4 or 8 MHz oscillator. This means that the WDT will run even if the main processor clock has been stopped, for example, by execution of a SLEEP instruction. During normal operation or Sleep, a WDT Reset or wake-up Reset, generates a device Reset.

The $\overline{\text{TO}}$ bit (STATUS<4>) will be cleared upon a Watchdog Timer Reset.

The WDT can be permanently disabled by programming the configuration WDTE as a '0' (see **Section 8.1 "Configuration Bits**"). Refer to the PIC12F529T48A Programming Specification (DS41316) to determine how to access the Configuration Word.

8.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, a time-out period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-to-part process variations (see DC specs).

Under worst-case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

8.6.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device Reset.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum Sleep time before a WDT wake-up Reset.

FIGURE 8-11: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 8-6: SUMMARY OF REGISTER ASSOCIATED WITH THE WATCHDOG TIMER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OPTION	GPWU	GPPU	TOCS	T0SE	PSA	PS2	PS1	PS0	19

Legend: Shaded boxes = Not used by Watchdog Timer.

8.7 Time-out Sequence, Power-down and <u>Wake-up</u> from Sleep Status Bits (TO, PD, GPWUF)

The $\overline{\text{TO}}$, $\overline{\text{PD}}$ and (GPWUF) bits in the STATUS register can be tested to determine if a Reset condition has been caused by a power-up condition, a $\overline{\text{MCLR}}$ or Watchdog Timer (WDT) Reset.

TABLE 8-7:TO/PD/(GPWUF) STATUSAFTER RESET⁽¹⁾

GPWUF	то	PD	Reset Caused By
0	0	0	WDT wake-up from Sleep
0	0	u	WDT time-out (not from Sleep)
0	1	0	MCLR wake-up from Sleep
0	1	1	Power-up
0	u	u	MCLR not during Sleep
1	1	0	Wake-up from Sleep on pin change

Legend: u = unchanged

Note 1: The TO, PD and GPWUF bits maintain their status (u) until a Reset occurs. A low-pulse on the MCLR input does not change the TO, PD and GPWUF Status bits.

8.8 Power-down Mode (Sleep)

A device may be powered down (Sleep) and later powered up (wake-up from Sleep).

8.8.1 SLEEP

The Power-Down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the TO bit (STATUS<4>) is set, the PD bit (STATUS<3>) is cleared and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, driving low or high-impedance).

Note:	A Reset generated by a WDT time-out
	does not drive the MCLR pin low.

For lowest current consumption while powered down, the TOCKI input should be at VDD or Vss and the GP3/MCLR/VPP pin must be at a logic high level if MCLR is enabled.

8.8.2 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. An external Reset input on GP3/MCLR/VPP pin, when configured as MCLR.
- 2. A Watchdog Timer Time-out Reset (if WDT was enabled).
- 3. A change on input pin GP0, GP1 and GP3 when wake-up on change is enabled.

These events cause a device Reset. The $\overline{\text{TO}}$, $\overline{\text{PD}}$ and GPWUF bits can be used to determine the cause of a device Reset. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred (and caused wake-up). The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked. The GPWUF bit indicates a change in state while in Sleep at pins GP0, GP1 and GP3 (since the last file or bit operation on GPIO port).

CAUTION

Right before entering Sleep, read the input pins. When in Sleep, wake-up occurs when the values at the pins change from the state they were in at the last reading. If a wake-up on change occurs and the pins are not read before re-entering Sleep, a wake-up will occur immediately even if no pins change while in Sleep mode.

The WDT is cleared when the device wakes from Sleep, regardless of the wake-up source.

8.9 Program Verification/Code Protection

Code protection is enabled or disabled by writing the correct value to the CP<3:0> bits of the Configuration register. These bits must be written every time the device is erased.

If the code protection bits have not been enabled, the on-chip program and data memory can be read out for verification purposes.

The last location (the oscillator calibration value) can be read, regardless of the setting of the program memory's code protection bit. If the code protect bit specific to the Flash data memory is programmed, then none of the contents of this memory region can be verified externally.

Refer to *PIC12F529T48A/T39A Memory Programming Specification* (DS41619) for more information on programming the Configuration Word.

Note:	The device code protection must be dis-
	abled before attempting to program Flash
	memory.

8.10 ID Locations

Four memory locations are designated as ID locations where users can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during program/verify.

Use only the lower 4 bits of the ID locations. The upper bits should be programmed as 0s.

8.11 In-Circuit Serial Programming™


The PIC12F529T48A device can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows users to manufacture boards with unprogrammed PIC12F529T48A device and then program the PIC12F529T48A device just before shipping the product. This also allows the most recent firmware, or a custom firmware, to be programmed.

The PIC12F529T48A device is placed into a Program/Verify mode by holding the GP1 and GP0 pins low while raising the MCLR (VPP) pin from VIL to VIHH (see programming specification). The GP1 pin becomes the programming clock, and the GP0 pin becomes the programming data. Both GP1 and GP0 pins are Schmitt Trigger inputs in this mode.

After Reset, a 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending if the command was a Load or a Read. For complete details of serial programming, please refer to the "PIC12F529T48A/T39A *Memory Programming Specification*," (DS41619).

A typical In-Circuit Serial Programming connection is shown in Figure 8-12.

FIGURE 8-12: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION




9.0 **RF TRANSMITTER**

The RF transmitter is a fully integrated transmitter, capable of Frequency-Shift Keying (FSK) and On-Off Keying (OOK) modulation of an input data stream. The transmitter is capable of operating in Preset or Advanced mode. The Preset mode configures the RF transmitter in one or two fixed configurations.

9.1 Mode Selection

Two modes of operation are supported: Preset and Advanced. Preset mode allows operation in one of two preconfigured modes. Advanced mode allows full configuration of all features of the transmitter. Mode selection is made by applying a logical '1' or '0' on the CTRL pin during power-up, followed by a clock signal on the DATA pin if Advanced mode is required.



9.1.1 PRESET MODE

In Preset mode, the transmitter is configured according to Table 9-1. One of the two configuration modes can be selected by changing the logical state of the CTRL pin at power-up. The timing of a typical transmit operation in Preset mode is shown in Figure 9-2. A rising edge on the DATA pin activates the transmitter. DATA must be held high for the start-up time, TWAKE, while the transmitter transitions out of Sleep mode. Signals on the DATA pin, after the start-up time has elapsed, are then transmitted.


The transition back to Sleep mode is managed automatically. In 868 MHz FSK mode, the transmitter returns to Sleep mode after 2 ms of inactivity on the DATA line. In 434 MHz OOK mode, the transmitter returns to Sleep after 20 ms of inactivity.

TABLE 9-1: PRESET MODE CONFIGURATIONS

CTRL	Configuration
1	OOK 433.92 MHz, 10 dBm
0	FSK 868.3 MHz, FDEV = 20 kHz, 10 dBm

FIGURE 9-2:

TRANSMITTER TIMING IN PRESET MODE



Note 1: While the logic level of the CTRL pin during TSTART does not have any effect on the device operation, the pin should not be connected to VDD through an impedance lower than 20 k Ω or higher than 1 M Ω .

9.1.2 ADVANCED MODE


Advanced mode allows full configuration of the transmitter by writing to the Configuration register. Writing and reading from this register is performed via a two-wire interface formed by the CTRL and DATA pins.


Advanced mode is enabled by applying a rising signal on the CTRL pin while driving DATA low. Upon detection of this rising edge, the data applied to the DATA pin is accepted as register configuration information. Data bits are clocked on subsequent rising edges of the clock signal. The first bit of serial data selects register read or write operation. The timing for module Configuration register 'write' is shown in Figure 9-3. When writing, all 13 data bits must be written to the register. Similarly, the Configuration register may be read using the timing of Figure 9-4. When reading, all 13 bits of configuration and all 43 bits of test data must be read.

The contents of the Configuration register are described in Table 9-2. During the register 'write' or 'read' phases, the transmitter remains in Sleep mode.

The CTRL pin is sampled after tSTART has elapsed. The CTRL pin should not be allowed to float.


FIGURE 9-3: CONFIGURATION REGISTER 'WRITE'





Note 1: When reading the Configuration register, 64 clock cycles on the CTRL pin must be issued, shifting out on the DATA pin the 13 Configuration bits, plus 43 internal test bits. Reading only the 13 Configuration bits is not allowed.

DS41634A-page 52



When operating in Advanced mode, two possibilities exist for operation of the transmitter, these are dependent upon the state of the TX mode bit (D12 of the register description in Table 9-2).

When set to logical '0', operation is identical to that of the Preset mode. Transmit operation will be in accordance with that of Figure 9-2 with the time TOFFT corresponding to that set in the Configuration register.

Note that prior to programming the default, logical '0', configuration is loaded. Note also that subsequent programming iterations can only be performed once the transmit cycle is finished – including the time required for switching off the PA (TOFFT). With TX mode (D12) set, the transmitter is placed directly in Transmit mode. It will remain in Transmit mode until a second register write operation clears the TX mode bit. Refer to Figure 9-6.

Note 1: Once in Sleep mode, activity on the DATA pin (without clocking of the CTRL line) will trigger transmission according to the current configuration settings. Care must be taken to avoid inadvertent transmissions.




FIGURE 9-6: MANUAL CONTROL OF TRANSMITTER

TABLE 9-2: CO	NFIGURATION REGISTER
---------------	----------------------

Dit Name		Value	Setting	De	fault	Neter	
Bit Name	CTRL = 0			CTRL = 1	– Notes		
D12	Tx Mode	0	Preset	0	0	When set to '1', the transmitter	
		1	Forced Transmit			will continuously transmit	
D(11:9)	Frequency	000	418.00 MHz	100	010	RF operating center frequency	
		001	433.42 MHz				
		010	433.92 MHz				
		011	864.00 MHz				
		100	868.30 MHz				
		101	868.65 MHz				
		110	868.95 MHz				
		111	869.85 MHz				
D8	Modulation	0	FSK	0	1	Modulation format	
		1	OOK				
D(7:5) Freq. Deviati	Freq. Deviation	000	10 kHz	010	010	FSK frequency deviation (not	
		001	12.5 kHz			used in OOK mode)	
		010	20 kHz				
		011	25 kHz				
		100	40 kHz				
		101	50 kHz				
		110	80 kHz				
		111	100 kHz				
D4	RF Power	0	0 dBm	1	1	Programmed RF output power	
		1	10 dBm				
D3	Tx Timer	0	2 ms	0	1	Transmit power-off timer, T _{OFFT}	
		1	20 ms				
D(2:0)	Fine Tuning	011	fc + 6 * PLL Step	000	000	Fine tuning from programmed	
		010	fc + 4 * PLL Step			center frequency	
		001	fc + 2 * PLL Step				
		000	fc + 0 * PLL Step				
		111	fc - 2 * PLL Step				
		110	fc - 4 * PLL Step				
		101	fc - 6 * PLL Step				
		100	fc - 8 * PLL Step				

10.0 INSTRUCTION SET SUMMARY

The PIC12F529T48A instruction set is highly orthogonal and is comprised of three basic categories.

- Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

Each PIC12F529T48A instruction is a 12-bit word divided into an **opcode**, which specifies the instruction type, and one or more **operands** which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 10-1, while the various opcode fields are summarized in Table 10-1.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8 or 9-bit constant or literal value.

TABLE 10-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0 (store result in W) d = 1 (store result in file register 'f') Default is d = 1
label	Label name
TOS	Top-of-Stack
PC	Program Counter
WDT	Watchdog Timer counter
TO	Time-out bit
PD	Power-down bit
dest	Destination, either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
< >	Register bit field
E	In the set of
italics	User defined term (font is courier)

All instructions are executed within a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Figure 10-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

FIGURE 10-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-o	oriented file regi	ster	oper	ation	S	
11	6	5	4			0
	OPCODE	d		f (F	FILE #)	
Ċ	d = 0 for destination W d = 1 for destination f f = 5-bit file register address					
Bit-or	iented file regist	er op	erat	ions		
11	8	7	5	4		0
	OPCODE	b (Bl	T #)	1	f (FILE #)	
	 = 5-bit file regist I and control op 				pt goтo)	
11		8	7			0
	OPCODE			k	(literal)	
ŀ	< = 8-bit immedia	ite va	lue			
Litera	l and control op	eratio	ons -	- GOI	o instructi	on
11		9	8			0
	OPCODE			k	(literal)	
ŀ	c = 9-bit immedia	ite va	lue			

TABLE 10-2: INSTRUCTION SET SUMMARY

Mnemonic,		Description		12-Bit Opcode			Status	Notes
Operar	nds	Description		MSb		LSb	Affected	Notes
ADDWF	f, d	Add W and f	1	0001	11df	ffff	C, DC, Z	1, 2, 4
ANDWF	f, d	AND W with f	1	0001	01df	ffff	Z	2, 4
CLRF	f	Clear f	1	0000	011f	ffff	Z	4
CLRW	-	Clear W	1	0000	0100	0000	Z	
COMF	f, d	Complement f	1	0010	01df	ffff	Z	
DECF	f, d	Decrement f	1	0000	11df	ffff	Z	2, 4
DECFSZ	f, d	Decrement f, Skip if 0	1 ⁽²⁾	0010	11df	ffff	None	2, 4
INCF	f, d	Increment f	1	0010	10df	ffff	Z	2, 4
INCFSZ	f, d	Increment f, Skip if 0	1 ⁽²⁾	0011	11df	ffff	None	2, 4
IORWF	f, d	Inclusive OR W with f	1	0001	00df	ffff	Z	2, 4
MOVF	f, d	Move f	1	0010	00df	ffff	Z	2, 4
MOVWF	f	Move W to f	1	0000	001f	ffff	None	1, 4
NOP	_	No Operation	1	0000	0000	0000	None	-
RLF	f, d	Rotate left f through Carry	1	0011	01df	ffff	С	2, 4
RRF	f, d	Rotate right f through Carry	1	0011	00df	ffff	С	2, 4
SUBWF	f, d	Subtract W from f	1	0000	10df	ffff	C, DC, Z	1, 2, 4
SWAPF	f, d	Swap f	1	0011	10df	ffff	None	2, 4
XORWF	f, d	Exclusive OR W with f	1	0001	10df	ffff	Z	2, 4
	BIT-ORIENTED FILE REGISTER OPERATIONS							
BCF	f, b	Bit Clear f	1	0100	bbbf	ffff	None	2, 4
BSF	f, b	Bit Set f	1	0101	bbbf	ffff	None	2, 4
BTFSC	f, b	Bit Test f, Skip if Clear	1 ⁽²⁾	0110	bbbf	ffff	None	
BTFSS	f, b	Bit Test f, Skip if Set	1 ⁽²⁾	0111	bbbf	ffff	None	
		LITERAL AND CONTROL C	PERATIO	ONS				
ANDLW	k	AND literal with W	1	1110	kkkk	kkkk	Z	
CALL	k	Call Subroutine	2	1001	kkkk	kkkk	None	1
CLRWDT	-	Clear Watchdog Timer	1	0000	0000	0100	TO, PD	
GOTO	k	Unconditional branch	2	101k	kkkk	kkkk	None	
IORLW	k	Inclusive OR literal with W	1	1101	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	1100	kkkk	kkkk	None	
MOVLB	k	Move literal to BSR	1	0000	0001	0kkk	None	
OPTION	_	Load OPTION register	1	0000	0000	0010	None	
RETLW	k	Return, place literal in W	2	1000	kkkk	kkkk	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0011	TO, PD	3
TRISGPIO	f	Load TRISGPIO register	1	0000	0000	Offf	None	
XORLW	k	Exclusive OR literal to W	1	1111	kkkk	kkkk	Z	

Note 1: The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except for GOTO. See Section 4.6 "Program Counter".

2: When an I/O register is modified as a function of itself (e.g. MOVF GPIO, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

3: The instruction TRIS f, where f = 6, causes the contents of the W register to be written to the tri-state latches of GPIO. A '1' forces the pin to a high-impedance state and disables the output buffers.

4: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (dest)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register and register 'f'. If 'd' is'0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BCF	Bit Clear f
Syntax:	[label] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ANDLW	AND literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W).AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of the W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDWF	AND W with f			
Syntax:	[<i>label</i>] ANDWF f,d			
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$			
Operation:	(W) .AND. (f) \rightarrow (dest)			
Status Affected:	Z			
Description:	The contents of the W register are AND'ed with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.			

BTFSC	Bit Test f, Skip if Clear
Syntax:	[label] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', then the next instruction is skipped.
	If bit 'b' is '0', then the next instruc- tion fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a two-cycle instruction.

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b < 7 \end{array}$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', then the next instruction is skipped.
	If bit 'b' is '1', then the next instruc- tion fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a two-cycle instruction.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W); \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The W register is cleared. Zero bit (Z) is set.

CALL	Subroutine Call
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \leq k \leq 255$
Operation:	(PC) + 1 \rightarrow Top-of-Stack; k \rightarrow PC<7:0>; (STATUS<6:5>) \rightarrow PC<10:9>; 0 \rightarrow PC<8>
Status Affected:	None
Description:	Subroutine call. First, return address (PC + 1) is pushed onto the stack. The eight-bit immediate address is loaded into PC bits <7:0>. The upper bits PC<10:9> are loaded from STATUS<6:5>, PC<8> is cleared. CALL is a two-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	00h \rightarrow WDT; 0 \rightarrow WDT prescaler (if assigned); 1 \rightarrow TO; 1 \rightarrow PD
Status Affected:	TO, PD
Description:	The CLRWDT instruction resets the WDT. It also resets the prescaler, if the prescaler is assigned to the WDT and not Timer0. Status bits \overline{TO} and \overline{PD} are set.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \leq f \leq 31$
Operation:	$\begin{array}{l} \text{00h} \rightarrow (\text{f}); \\ 1 \rightarrow \text{Z} \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (\text{dest})$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	$(f) - 1 \rightarrow (dest)$
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

Decrement f, Skip if 0

[label] DECFSZ f,d

(f) $-1 \rightarrow d$; skip if result = 0

The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in

If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead making it a two-cycle

 $\begin{array}{l} 0 \leq f \leq 31 \\ d \, \in \, [0,1] \end{array}$

None

register 'f'.

instruction.

DECFSZ

Operands:

Operation:

Description:

Status Affected:

Syntax:

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (dest)
Status Affected:	Z
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.
INCFSZ	Increment f, Skip if 0
Syntax:	[<i>label</i>] INCFSZ f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (dest), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '0', then the next instruction, which is already.
	instruction, which is already fetched, is discarded and a NOP is executed instead making it a two-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \leq k \leq 511$
Operation:	k → PC<8:0>; STATUS<6:5> → PC<10:9>
Status Affected:	None
Description:	GOTO is an unconditional branch. The 9-bit immediate value is loaded into PC bits <8:0>. The upper bits of PC are loaded from STATUS<6:5>. GOTO is a two- cycle instruction.

IORLW	Inclusive OR literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.

. _ _

IORWF	Inclusive OR W with f
Syntax:	[label] IORWF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	(W).OR. (f) \rightarrow (dest)
Status Affected:	Z
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

MOVWF	Move W to f
Syntax:	[<i>label</i>] MOVWF f
Operands:	$0 \leq f \leq 31$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from the W register to register 'f'.

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	$(f) \rightarrow (dest)$
Status Affected:	Z
Description:	The contents of register 'f' are moved to destination 'd'. If 'd' is '0', destination is the W register. If 'd' is '1', the destination is file register 'f'. 'd' = 1 is useful as a test of a file register, since status flag Z is affected.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

MOVLB	Move literal to BSR
Syntax:	[label]MOVLB k
Operands:	$0 \leq k \leq 7$
Operation:	$k \rightarrow BSR$
Status Affected:	None
Description:	The three-bit literal 'k' is loaded into the Bank Select Register (BSR). The "don't cares" will be assembled at '0'.

MOVLW	Move Literal to W
Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \to (W)$
Status Affected:	None
Description:	The eight-bit literal 'k' is loaded into the W register. The "don't cares" will assembled as '0's.

OPTION	Load OPTION Register
Syntax:	[label] Option
Operands:	None
Operation:	$(W) \rightarrow Option$
Status Affected:	None
Description:	The content of the W register is loaded into the OPTION register.

RETLW	Return with Literal in W
Syntax:	[<i>label</i>] RETLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC
Status Affected:	None
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.

SLEEP	Enter SLEEP Mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT; \\ 0 \rightarrow \underline{WDT} \text{ prescaler}; \\ 1 \rightarrow \overline{TO}; \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD, GPWUF
Description:	Time-out Status bit (\overline{TO}) is set. The Power-down Status bit (\overline{PD}) is cleared.
	GPWUF is unaffected.
	The WDT and its prescaler are cleared.
	The processor is put into Sleep mode with the oscillator stopped. See Section 8.8 "Power-down Mode (Sleep)" on Sleep for more details.

RLF	Rotate Left f through Carry	
Syntax:	[label] RLF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$	
Operation:	See description below	
Status Affected:	С	
Description:	The contents of register 'f' are rotated one bit to the left throu the Carry flag. If 'd' is '0', the re is placed in the W register. If 'd '1', the result is stored back in ister 'f'.	esult d'is

SUBWF	Subtract W from f
Syntax:	[<i>label</i>] SUBWF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	$(f) - (W) \rightarrow (dest)$
Status Affected:	C, DC, Z
Description:	Subtract (two's complement method) the W register from regis- ter 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

RRF	Rotate Right f through Carry
Syntax:	[label] RRF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. $C \rightarrow C$ register 'f'

SWAPF	Swap Nibbles in f
Syntax:	[<i>label</i>] SWAPF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	(f<3:0>) → (dest<7:4>); (f<7:4>) → (dest<3:0>)
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W register. If 'd' is '1', the result is placed in register 'f'.

The contents of the W register are XOR'ed with the eight-bit literal 'k'.

The result is placed in the W

Ζ

register.

Status Affected:

Description:

TRIS	Load TRIS Register	XORWF	Exclusive OR W with f		
Syntax:	[label] TRIS f	Syntax:	[<i>label</i>] XORWF f,d		
Operands:	f = 6	Operands:	$0 \le f \le 31$		
Operation:	(W) \rightarrow TRIS register f	·	d ∈ [0,1]		
Status Affected:	None	Operation:	(W) .XOR. (f) \rightarrow (dest)		
Description:	TRIS register 'f' (f = 6 or 7) is	Status Affected:	Z		
	loaded with the contents of the W register.	Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W		
XORLW	Exclusive OR literal with W		register. If 'd' is '1', the result is stored back in register 'f'.		
Syntax:	[<i>label</i>] XORLW k				
Operands:	$0 \le k \le 255$				
Operation:	(W) .XOR. $k \rightarrow (W)$				

DS41634A-page 62

11.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C[®] for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

11.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

11.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

11.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

11.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

11.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

11.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

11.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

11.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

11.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

11.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

11.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

11.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

11.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

12.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +85°C
Storage temperature	55°C to +150°C
Voltage on VDD with respect to Vss	0 to +6.5V
Voltage on VDDRF with respect to VSSRF	0 to +3.9V
Voltage on MCLR with respect to Vss	0 to +13.5V
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
Total power dissipation ⁽¹⁾	700 mW
Max. current out of Vss pin	
Max. current into VDD pin	150 mA
Input clamp current, Iк (VI < 0 or VI > VDD)	±20 mA
Output clamp current, Ioк (Vo < 0 or Vo > VoD)	±20 mA
Max. output current sunk by any I/O pin	25 mA
Max. output current sourced by any I/O pin	25 mA
Max. output current sourced by I/O port	75 mA
Max. output current sunk by I/O port	75 mA
Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\sum$ IOH} + \sum {(VDI	
[†] NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause	e permanent damage to the

[†]NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.







FIGURE 12-2: MAXIMUM OSCILLATOR FREQUENCY TABLE



12.1 **DC** Characteristics

TABLE 12-1:	DC CHARACTERISTICS: PIC12F529T48A (INDU	JSTRIAL)
--------------------	---	----------

aram Sym. Characteristic	Min.	- (1)			1
Sym. Characteristic Min. Iy	Тур ⁽¹⁾	Max.	Units	Conditions	
001 VDD Supply Voltage	2.0		3.7	V	See Figure 12-1
002 VDR RAM Data Retention Voltage	2)	1.5*	—	V	Device in Sleep mode
003 VPOR VDD Start Voltage to ensure Power-on Reset	—	Vss	—	V	See Section 8.4 "Power-on Reset (POR)" for details
004 SVDD VDD Rise Rate to ensure Power-on Reset	0.05*	-	—	V/ms	See Section 8.4 "Power-on Reset (POR)" for details
D05 IDDP Supply Current During Prog/ Erase.	—	250*	—	μΑ	
D10 IDD Supply Current ^(3,4)	_	175	250	μA	Fosc = 4 MHz, VDD = 2.0V
	_	250	400	μA	Fosc = 8 MHz, VDD = 2.0V
		11	20	μA	Fosc = 32 kHz, VDD = 2.0V
D20 IPD Power-down Current ⁽⁵⁾	—	0.1	1.2	μA	VDD = 2.0V
022 IWDT WDT Current	—	1.0	3.0	μA	VDD = 2.0V

These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

- 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
- 4: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail for external clock modes; all I/O pins tri-stated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
- 5: For standby current measurements, the conditions are the same as IDD, except that the device is in Sleep mode. If a module current is listed, the current is for that specific module enabled and the device in Sleep.

12.2 RF Transmitter Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Unit
Current Cons	sumption				•	
IDDSL	Supply current in Sleep mode	—	_	0.5	1	μs
IDDT	Supply current in Transmit mode with appropriate exter-	RF Power o/p = +10 dBm		16.5	—	mA
	nal matching	RF Power o/p = 0 dBm	_	9	_	mA
RF and Base	band Specifications					
FDA_D	Frequency deviation, FSK	Number of programma- ble values	—	8	—	_
FDA	Frequency deviation, FSK*	—	10	_	100	kHz
BRF	Bit rate, FSK	Permissible Range	0.5	_	100	kbps
BRO	Bit rate, OOK	Permissible Range	0.5	_	10	kbps
OOK_B	OOK Modulation Depth	—	_	50	—	dB
RFOP	RF output power in 50 ohms	High Power Setting	7	10	—	dBm
		Low Power Setting**	-3	0	_	dBm
DRFOPV	Variation in RF output power	2.5V to 3.3V	_	_	3	dB
	with supply voltage	1.8V to 3.7V	_	_	7	dB
PHN	Transmitter phase noise at 868.3 MHz	Offset from center fre- quency: 100 kHz	—	—	-76	dBc/Hz
		350 kHz	_	_	-81	dBc/Hz
		550 kHz	_	_	-91	dBc/Hz
		1.15 MHz	_	_	-101	dBc/Hz
FR	Number of selectable frequen- cies	—	_	8	—	_
FXOSC	Crystal Oscillator Frequency	—	26	26	26	MHz
STEP	RF Frequency Step	868 MHz		3.174	—	kHz
		434 MHz		1.587		kHz
DFXOSC	Frequency variation of the Oscillator Circuit	No crystal contribution			+/-25	ppm

Timing Spe	ecifications					
t WAKE	Time from Sleep to Tx mode	—	_	_	2	ms
tOFFT	Timer from Tx data activity to	Programmable		2	—	ms
	Sleep	—		20	—	ms
t RAMP	PA Ramp up and down time	—		20	—	μs
t START	Time before CTRL Pin mode selection	Time from power on to sampling of CTRL		200 µs + TS_OSC	—	ms
Serial Inter	face Timing Specifications					
f _{ctrl}	CTRL Clock Frequency	—	_	_	10	MHz
f _{ch}	CTRL Clock High time	—	45		—	ns
f _{cl}	CTRL Clock Low time	—	45		—	ns
t _{rise}	CTRL Clock Rise time	—	-	-	5	ns
t _{fall}	CTRL Clock Fall time	—			5	ns
t _{setup}	DATA Setup time	From DATA transition to CTRL rising edge	45	_	_	ns
t _{hold}	DATA Hold time	From CTRL rising edge to DATA transition	45	_	—	ns

DC CH	ARACTI	ERISTICS	Standard Operating Conditions (unless otherwise specified)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)Operating voltage VDD range as described in DC specification.					
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
	VIL	Input Low Voltage	•				·	
		I/O ports						
D030A			Vss	—	0.15 Vdd	V	Otherwise	
D031		with Schmitt Trigger buffer	Vss	—	0.15 Vdd	V		
D032		MCLR, TOCKI	Vss	—	0.15 Vdd	V		
D033		OSC1 (EXTRC mode)	Vss	—	0.15 Vdd	V	(Note 1)	
D033A		OSC1 (XT and LP modes)	Vss	—	0.3	V		
	VIH	Input High Voltage						
		I/O ports		—				
D040A			0.25 VDD + 0.8V	—	Vdd	V	Otherwise	
D041		with Schmitt Trigger buffer	0.85 VDD	—	Vdd	V	For entire VDD range	
D042		MCLR, T0CKI	0.85 VDD	—	Vdd	V		
D042A		OSC1 (EXTRC mode)	0.85 VDD	—	Vdd	V	(Note 1)	
D043		OSC1 (XT and LP modes)	1.6	—	Vdd	V		
D070	IPUR	I/O PORT weak pull-up current ⁽⁵⁾	50	250	400	μA	VDD = 3.7V, VPIN = VSS	
	lı∟	Input Leakage Current ^{(2), (3)}						
D060		I/O ports	—	—	±1	μA	$Vss \leq V\text{PIN} \leq V\text{DD}, \ Pin \ at high-impedance$	
D061		GP3/MCLR ⁽⁴⁾	—	±0.7	±5	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$	
D063		OSC1		—	±5	μA	Vss \leq VPIN \leq VDD, XT and LP osc configuration	
		Output Low Voltage				_		
D080		I/O ports	—	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C	
		Output High Voltage				_		
D090		I/O ports ⁽³⁾	Vdd – 0.7	—	—	V	IOH = -3.0 mA, VDD = 4.5V, −40°С to +85°С	
		Capacitive Loading Specs on C	Output Pins					
D101		All I/O pins	—	—	50	pF		
		Flash Data Memory						
D120	ED	Byte endurance	100K	1M	_	E/W	$-40^{\circ}C \leq TA \leq +85^{\circ}C$	
D121	VDRW	VDD for read/write	VMIN	—	3.7	V		

TABLE 12-2: DC CHARACTERISTICS: PIC12F529T48A (Industrial)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12F529T48A be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: This specification applies to GP3/MCLR configured as GP3 with internal pull-up disabled.

5: This specification applies to all weak pull-up devices, including the weak pull-up found on GP3/MCLR. The current value listed will be the same whether or not the pin is configured as GP3 with pull-up enabled or MCLR.

VDD (Volts)	Temperature (°C)	Min.	Тур.	Max.	Units
GP0/GP1					
2.0	-40	73K	105K	186K	Ω
	25	73K	113K	187K	Ω
	85	82K	123K	190K	Ω
GP3					
2.0	-40	63K	81K	96K	Ω
	25	77K	93K	116K	Ω
	85	82K	96K	116K	Ω

TABLE 12-3: PULL-UP RESISTOR RANGES

12.3 Timing Parameter Symbology and Load Conditions – PIC12F529T48A

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

2. TppS

т									
F F	requency	T Time	e						
Lower	case subscripts (pp) and their meanings:								
рр									
2	to	mc	MCLR						
ck	CLKOUT	osc	Oscillator						
су	Cycle time	os	OSC1						
drt	Device Reset Timer	t0	ТОСКІ						
io	I/O port	wdt	Watchdog Timer						
Uppero	case letters and their meanings:								
S									
F	Fall	Р	Period						
Н	High	R	Rise						
I	Invalid (high-impedance)	V	Valid						
L	Low	Z	High-impedance						

FIGURE 12-3: LOAD CONDITIONS – PIC12F529T48A





FIGURE 12-4: EXTERNAL CLOCK TIMING – PIC12F529T48A



12.4 AC Characteristics

TABLE 12-4: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial),} \\ \mbox{Operating Voltage VDD range is described in Section 12.0 "Electrical Characteristics".} \end{array}$					
Param No.	Sym.	Characteristic	Min.	Тур ⁽¹⁾	Max.	Units	Conditions		
1A	Fosc	External CLKIN Frequency ⁽²⁾	DC		4	MHz	XT Oscillator mode		
			DC	—	200	kHz	LP Oscillator mode		
		Oscillator Frequency ⁽²⁾	DC	—	4	MHz	EXTRC Oscillator mode		
			0.1	—	4	MHz	XT Oscillator mode		
			DC	_	200	kHz	LP Oscillator mode		
1	Tosc	External CLKIN Period ⁽²⁾	250	_		ns	XT Oscillator mode		
			5	_		μS	LP Oscillator mode		
		Oscillator Period ⁽²⁾	250	_		ns	EXTRC Oscillator mode		
			250	—	10,000	ns	XT Oscillator mode		
			5	_		μS	LP Oscillator mode		
2	Тсү	Instruction Cycle Time	200	4/Fosc	DC	ns			
3	TosL,	Clock in (OSC1) Low or High	50*	_		ns	XT Oscillator		
	TosH	Time	2*	—	—	μS	LP Oscillator		
4	TosR,	Clock in (OSC1) Rise or Fall	_	_	25*	ns	XT Oscillator		
	TosF	Time	—	_	50*	ns	LP Oscillator		

* These parameters are characterized but not tested.

Note 1: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.


TABLE 12-5: CALIBRATED INTERNAL RC FREQUENCIES

AC CHARACTERISTICS			Operating T	empera /oltage	ature	-40°C ≤	≤ Ta ≤ +	otherwise specified) 85°C (industrial), in Section 12.0 "Electrical
Param Sym. Characteristic		Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions	
F10	Fosc	Internal Calibrated INTOSC Frequency ⁽¹⁾	±1% ±2%	7.92 7.84	8.00 8.00	8.08 8.16	MHz MHz	3.5V, 25C 2.5V \leq VDD \leq 3.7V 0°C \leq TA \leq +85°C
			±5%	7.60	8.00	8.40	MHz	$\begin{array}{l} 2.0V \leq V \text{DD} \leq 3.7 V \\ -40^{\circ} C \leq T \text{A} \leq +85^{\circ} C \text{ (Ind.)} \end{array}$

* These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 3.7V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 uF and 0.01 uF values in parallel are recommended.



AC CHARACTERISTICS		Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)Operating Voltage VDD range is described in Section 12.0 "Electrical Characteristics".								
Param No. Sym.		Characteristic	Min.	Typ ⁽¹⁾	Max.	Units				
17	TosH2IoV	OSC1↑ (Q1 cycle) to Port Out Valid ^{(2), (3)}	_	_	100*	ns				
18	TosH2ıol	OSC1 [↑] (Q2 cycle) to Port Input Invalid (I/O in hold time) ⁽²⁾	50	—	—	ns				
19	TIOV20SH	Port Input Valid to OSC1↑ (I/O in setup time)	20		—	ns				
20	TIOR	Port Output Rise Time ⁽³⁾	—	10	50**	ns				
21	TIOF	Port Output Fall Time ⁽³⁾	—	10	50**	ns				

TABLE 12-6:	TIMING REQUIREMENTS

TBD = To be determined.

- * These parameters are characterized but not tested.
- ** These parameters are design targets and are not tested.
- **Note 1:** Data in the Typical ("Typ") column is at 3.7V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
 - 2: Measurements are taken in EXTRC mode.
 - 3: See Figure 12-3 for loading conditions.




FIGURE 12-6: RESET, WATCHDOG TIMER AND DEVICE RESET TIMER TIMING

TABLE 12-7: RESET, WATCHDOG TIMER AND DEVICE RESET TIMER – PIC12F529T48A

AC CHARACTERISTICS				Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) Operating Voltage VDD range is described in Table 12-2.					
Sym.	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions			
TMCL	MCLR Pulse Width (low)	2000*	_	-	ns	VDD = 3.0V			
Twdt	Watchdog Timer Time-out Period (no prescaler)	9*	20*	35*	ms	VDD = 3.0V (Industrial)			
TDRT	Device Reset Timer Period								
	Standard	9*	20*	35*	ms	VDD = 3.0V (Industrial)			
	Short	0.5*	1.125*	2*	ms	VDD = 3.0V (Industrial)			
Tioz	I/O High-impedance from MCLR low	_	_	2000*	ns				
	Sym. TmcL Twdt Tdrt	Sym.CharacteristicTMCLMCLR Pulse Width (low)TWDTWatchdog Timer Time-out Period (no prescaler)TDRTDevice Reset Timer PeriodStandardStandardShortI/O High-impedance from MCLR	ARACTERISTICS Operation Sym. Characteristic Min. TMCL MCLR Pulse Width (low) 2000* TWDT Watchdog Timer Time-out Period (no prescaler) 9* TDRT Device Reset Timer Period 9* Standard 9* Short 0.5* TIOZ I/O High-impedance from MCLR —	ARACTERISTICS Operating Temp Operating Volta Sym. Characteristic Min. Typ ⁽¹⁾ TMCL MCLR Pulse Width (low) 2000* — TWDT Watchdog Timer Time-out Period (no prescaler) 9* 20* TDRT Device Reset Timer Period 9* 20* Standard 9* 20* TIOZ I/O High-impedance from MCLR — —	ARACTERISTICSOperating Temperature Operating Voltage VDDSym.CharacteristicMin.Typ(1)Max.TMCLMCLR Pulse Width (low)2000*——TWDTWatchdog Timer Time-out Period (no prescaler)9*20*35*TDRTDevice Reset Timer Period9*20*35*Standard9*20*35*35*TIOZI/O High-impedance from MCLR——2000*	ARACTERISTICSOperating Temperature $-40^{\circ}C \le Operating Voltage VDD range is a Operating Voltage VDD range VDD range is a Operating Voltage VDD range VD$			

These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 3.7V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 12-8: DRT (DEVICE RESET TIMER PERIOD)

Oscillator Configuration	POR Reset	Subsequent Resets
IntRC and ExtRC	1 ms (typical)	10 μs (typical)
XT and LP	18 ms (typical)	18 ms (typical)






TABLE 12-9: TIMER0 CLOCK REQUIREMENTS

AC CHA	RACT	ERISTICS	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) Operating Voltage VDD range is described in Table 12-2.					
Param No. Sym. Character			ristic	istic Min.		Max.	Units	Conditions
40	Tt0H	T0CKI High Pulse	No Prescaler	0.5 Tcy + 20*	_	-	ns	
		Width	With Prescaler	10*	—	—	ns	
41	Tt0L	T0CKI Low Pulse	No Prescaler	0.5 TCY + 20*	—	—	ns	
		Width	With Prescaler	10*	—	—	ns	
42	Tt0P	T0CKI Period		20 or Tcy + 40* N	_	_	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)

These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 3.7V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 12-10: FLASH DATA MEMORY WRITE/ERASE REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) Operating Voltage VDD range is described in Table 12-2.					
Param No. Sym. Characteristic		Characteristic	Min. Typ ⁽¹⁾ Max. Units Con				Conditions	
43	Tow	Flash Data Memory Write Cycle Time	2	3.5	5	ms		
44 T _{DE} Flash Data Memory Erase Cycle Time		Erase Cycle Time	2	3	4	ms		

These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 3.7V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

NOTES:

13.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS


The graphs and tables provided in this section are for **design guidance** and are **not tested**.


In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.


Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over each temperature range.












FIGURE 13-3: IDD vs. VDD OVER Fosc (LP MODE)




FIGURE 13-4: TYPICAL IPD vs. VDD (SLEEP MODE, ALL PERIPHERALS DISABLED)






FIGURE 13-6: TYPICAL WDT IPD vs. VDD







FIGURE 13-7: MAXIMUM WDT IPD vs. VDD OVER TEMPERATURE












© 2012 Microchip Technology Inc.

















FIGURE 13-13: DEVICE RESET TIMER (XT AND LP) vs. VDD

NOTES:

14.0 PACKAGING INFORMATION

14.1 Package Marking Information

14-Lead TSSOP (4.4 mm)



529T48A 529T48A 017 017

Example

Legend:	XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
l	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

* Standard PIC[®] device marking consists of Microchip part number, year code, week code, and traceability code. For PIC device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.


© 2012 Microchip Technology Inc.


14.2 Package Details

The following sections give the technical details of the packages.

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-087C Sheet 1 of 2

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		14		
Pitch	e		0.65 BSC		
Overall Height	A	-	-	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Overall Width	E	6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50	
Molded Package Length	D	4.90	5.00	5.10	
Foot Length	L	0.45	0.60	0.75	
Footprint	(L1)		1.00 REF	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.19	-	0.30	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.


3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Ν	ILLIMETER	S	
Dimension	MIN	NOM	MAX	
Contact Pitch E			0.65 BSC	
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X14)	X1			0.45
Contact Pad Length (X14)	Y1			1.45
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A (04/2012)

Initial release of this data sheet.

NOTES:

INDEX

Α	
ALU	
Assembler	
MPASM Assembler	64
В	

С

C Compilers	
MPLAB C18	64
Carry	11
Clocking Scheme	14
Code Protection	. 39, 50
CONFIG1 Register	40
Configuration Bits	39
Customer Change Notification Service	95
Customer Notification Service	95
Customer Support	95

D

DC and AC Characteristics	
Graphs and Tables	
Development Support	63
Digit Carry	11
Digit Carry	

Е

Errata5

F

-	
FSR	22
FSR Register	22
Fuses. See Configuration Bits	

G

GPIO	5

L

I/O Interfacing	27
I/O Port	25
I/O Ports	25
I/O Programming Considerations	32
ID Locations	39, 50
INDF	22
INDF Register	22
Indirect Data Addressing	22
Instruction Cycle	14
Instruction Flow/Pipelining	14
Instruction Set	
MOVLB	60
Instruction Set Summary	56
Internet Address	95
L	
Loading of PC	21
Μ	
Memory Map	
PIC12F529T48A	15
Memory Organization	

Data EEPROM Memory Program Memory (PIC12F529T48A) Microchip Internet Web Site MOVLB MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software MPLAB PM3 Device Programmer MPLAB REAL ICE In-Circuit Emulator System MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian	. 15 . 95 . 60 . 64 . 63 . 66 . 65
0	
OPTION Register OSC selection OSCCAL Register Oscillator Configurations Oscillator Types HS LP RC XT	. 39 . 20 . 41 . 41 . 41 . 41
Ρ	
Packaging PDIP Details PIC12F529T48A Device Varieties POR	
Device Reset Timer (DRT)	. 49
Power-down Mode	
Prescaler	
Program Counter	. 21

Q

Q cycles 14

R

RC Oscillator	42
Reader Response	96
Read-Modify-Write	32
Registers	
CONFIG1 (Configuration Word Register 1)	40
Special Function	17
Reset	39
Revision History	91
RF Transmitter	51

S

Sleep	
Software Simulator (MPLAB SIM)	
Special Features of the CPU	
Special Function Registers	17
Stack	
STATUS Register	11, 18

Т -

Timer0	
Timer0 (TMR0) Module	33
TMR0 with External Clock	35
Timing Diagrams and Specifications	73
Timing Parameter Symbology and Load Conditions	73
TRIS Registers	25

W

Wake-up from Sleep	
Watchdog Timer (WDT)	
Period	47
Programming Considerations	47
WWW Address	
WWW, On-Line Support	5
Z	
Zero bit	11

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent				
Fron	n: Name					
	Company					
	Address					
	City / State / ZIP / Country					
	Telephone: ()	FAX: ()				
Appl	ication (optional):					
Wou	ld you like a reply?YN					
Devi	ce: PIC12F529T48A	Literature Number: DS41634A				
Que	stions:					
1. \	What are the best features of this document?					
2. I	How does this document meet your hardware and softv	vare development needs?				
-						
3. I	3. Do you find the organization of this document easy to follow? If not, why?					
-						
4. \	What additions to the document do you think would enh	nance the structure and subject?				
-						
5. \	What deletions from the document could be made with	out affecting the overall usefulness?				
-						
6. I	s there any incorrect or misleading information (what a	nd where)?				
-						
7. I	How would you improve this document?					
-						

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] ⁽¹⁾ Tape and Reel Option	X Temperature Range	/XX Package	XXX Pattern	Exa a)	amples: PIC12F529T48A-I/P = Industrial temp TSSOP package (Pb-free)).,
Device:	PIC12F529T48A						
Tape and Reel Option:	Blank = Standard T = Tape and	d packaging (tube o d Reel ⁽¹⁾	or tray)				
Temperature Range:	I = -40° C to	+85°C (Industrial)					
Package:	ST = 14-pin T	SSOP					
Pattern:	Special Requirement	nts					
Note: Tape	and Reel available for	only the following	packages: TS	SOP.			



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187

Fax: 86-571-2819-3189 China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/11