MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information


1M x 4 CMOS Dynamic RAM

Fast Page Mode, 3.3 V Power Supply

The MCM54400A–V is a 0.7μ CMOS high–speed dynamic random access memory. It is organized as 1,048,576 four–bit words and fabricated with CMOS silicon–gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54400A–V requires only 10 address lines: row and column address inputs are multiplexed. The device is packaged in a standard 300 mil J–lead small outline package and a 300 mil thin–small–outline package (TSOP).

- · Three-State Data Output
- Fast Page Mode
- Test Mode
- · TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM54400A-V = 16 ms
- Fast Access Time (tpac): MCM54400A-V80 = 80 ns (Max)
- Low Active Power Dissipation: MCM54400A-V80 = 216 mW (Max)
- Low Standby Power Dissipation: MCM54400A~V = 1.8 mW




MCM54400A-V



N PACKAGE 300 MIL SOJ CASE 822-03



T PACKAGE 300 MIL TSOP CASE 892-01



PIN NAMES_					
A0 – A9 Address In	put				
DQ0 - DQ3 Data In	put.				
Ġ Output Ena	ble				
W Read/Write Ena	ble ˈ				
RAS How Address Stro	be				
CAS Column Address Stro	be				
VCC Power Supply (+ 3.3	V)				
VSS Grou					

This document contains information on a new product. Specifications and information herein are subject to change without notice

REV 1 10/95

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 4.6	V
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Data Output Current	lout	50	mA
Power Dissipation	PD	700	mW
Operating Temperature Range	TA	0 to + 70	,C
Storage Temperature Range	T _{stg}	- 55 to + 150	,C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high–impedance circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 3.3 V \pm 0.3 V, T_A = 0 to 70 °C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	3.0	3.3	3.6	V
	V _{SS}	0	0	0	
Logic High Voltage, All Inputs	VIH	2.2	_	V _{CC} + 0.3	V
Logic Low Voltage, All Inputs	V _{IL}	- 0.3	_	0.6	٧

DC CHARACTERISTICS AND SUPPLY CURRENTS

Character	Symbol	Min	Max	Unit	Notes	
V _{CC} Power Supply Current	MCM54400AV80, t _{RC} = 150 ns	ICC1		60	mA	1, 2
V _{CC} Power Supply Current (Standby) (RAS =	CAS = VIH)	ICC2		1.0	mA	
V _{CC} Power Supply Current During RAS-Only	lCC3		60	mA	1, 2	
V _{CC} Power Supply Current During Fast Page	Mode Cycle (RAS = V _{IL}) MCM54400A-V80, tp _C = 50 ns	ICC4		40	mA	1, 2
V _{CC} Power Supply Current (Standby) (RAS =	CAS = V _{CC} - 0.2 V) MCM54400A-V	I _{CC5}		500	μA	
VCC Power Supply Current During CAS Before	lCC6		60	mA	1, 2	
Input Leakage Current (0 V ≤ V _{in} ≤ V _{CC} + 0.5	· V)	l _{lkg(l)}	- 10	10	μА	
Output Leakage Current (CAS = V _{IH} , 0 V ≤ V ₀	out ≤ VCC + 0.5 V)	likg(O)	- 10	10	μА	
Output High Voltage (IOH = - 2 mA)		VOH	2.4	<u> </u>	V	
Output Low Voltage (I _{OL} = 2 mA)		VOL		0.4	V	

NOTES:

- 1. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
- 2. Column address can be changed once or less while $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T}_{A} = 25^{\circ}\text{C}, \text{ V}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ Periodically Sampled Rather Than 100% Tested)}$

Characteristic	Symbol	Max	Unit
Input Capacitance A0 – A9	Cin	5	pF
G, PAS, CAS, W		7	
I/O Capacitance (CAS = V _{IH} to Disable Output) DQ0 – DQ3	Cout	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I \Delta t / \Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = $3.3 \text{ V} \pm 0.3 \text{ V}$, T_A = 0 to 70°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Sym	bol	MCM544	08V-A00			
Parameter	Std	Alt	Alt Min		Unit	Notes	
Random Read or Write Cycle Time	İRELREL	†RC	150	_	ns	5	
ReadWrite Cycle Time	İRELREL	†RWC	205	-	ns	5	
Fast Page Mode Cycle Time	†CELCEL	^t PC	50	-	ns		
Fast Page Mode Read-Write Cycle Time	†CELCEL	†PRWC	105	_	ns		
Access Time from RAS	†RELQV	†RAC	_	80	ns	6, 7	
Access Time from CAS	†CELQV	¹ CAC		20	ns	6, 8	
Access Time from Column Address	tavov	†AA	_	40	ns	6, 9	
Access Time from Precharge ČÁŠ	[†] CEHQV	^t CPA		45	ns	6	
CAS to Output in Low-Z	†CELQX	†CLZ	0		ns	6	
Output Buffer and Turn-Off Delay	†CEHQZ	^t OFF	0	20	ns	10	
Transition Time (Rise and Fall)	tτ	tŢ	3	50	ns		
RAS Precharge Time	[†] REHREL	tRP	60		ns		
RAS Pulse Width	†RELREH	†RAS	80	10 k	ns		
RAS Pulse Width (Fast Page Mode)	¹RELREH	†RASP	80	200 k	ns		
RĀS Hold Time	1CELREH	^t RSH	20		ns		
CAS Hold Time	†RELCEH	tCSH	80		ns		
CAS Precharge to RAS Hold Time	†CEHREH	†RHCP	45		ns		
CAS Pulse Width	[†] CELCEH	†CAS	20	10 k	ns		
RAS to CAS Delay Time	†RELCEL	tRCD	20	60	ns	11	
RAS to Column Address Delay Time	^t RELAV	†RAD	15	40	ns	12	
CAS to FIAS Precharge Time	[†] CEHREL	tCRP	5		ns		
CAS Precharge Time	†CEHCEL	tCP	10		ns		
Row Address Setup Time	†AVREL	tasr	0		ns		
Row Address Hold Time	†RELAX	[†] RAH	10		ns		
Column Address Setup Time	†AVCEL	†ASC	0		ns		
Column Address Hold Time	¹ CELAX	tCAH .	15	_	ns		
Column Address to RAS Lead Time	tavreh	†RAL	40	T -	ns		

NOTES:

(continued)

- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 2 ms is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IH} (or between V_{IH} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns.
- 5. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0 °C < T_A < 70°C) is assured.
- 6. Measured with a load equivalent to 100 pF and at V_{OH} = 2.0 V (I_{Out} = 2 mA) and V_{OL} = 0.8 V (I_{Out} = 2 mA).
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that t_{RCD} ≥ t_{RCD} (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- 10. t_{OFF} (max) and/or t_{GZ} (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

MCM54400A-V


	Sym	bol	MCM544	08V-A00			
Parameter	Std	Alt	Min	Max	Unit	Notes	
Read Command Setup Time	†WHCEŁ	tRCS	0	_	ns		
Read Command Hold Time Referenced to CAS	tCEHWX	[†] RCH	0	_	ns	13	
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0	_	ns	13	
Write Command Hold Time Referenced to CAS	1CELWH	twch	15	_	ns		
Write Command Pulse Width	tWLWH	twp	15	_	ns		
Write Command to RAS Lead Time	tWLREH	tRWL	20	_	ns		
Write Command to CAS Lead Time	†WLCEH	^t CWL	20		ns		
Data in Setup Time	[‡] DVCEL	tDS	0	_	ns	14	
Data in Hold Time	[‡] CELDX	1DH	15		ns	14	
Refresh Period	†RVRV	tRFSH	_	16	ms		
Write Command Setup Time	†WLCEL	twcs	0		ns	15	
CAS to Write Delay	†CELWL	tCWD	50	_	ns	15	
RAS to Write Delay	^t RELWL	tRWD	110		ns	15	
Column Address to Write Delay Time	tavwl	tAWD	70	_	ns	15	
CAS Precharge to Write Delay Time (Page Mode)	†CEHWL	tCPWD	75	_	ns	15	
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	5	_	ns		
CAS Hold Time for CAS Before RAS Refresh	†RELCEH	^t CHR	15		ns		
RAS Precharge to CAS Active Time	†REHCEL	tRPC	0		ns		
CAS Precharge Time for CAS Before RAS Counter Time	†CEHCEL	†CPT	40		ns		
RAS Hold Time Referenced to G	^t GLREH	†ROH	10	T -	ns		
G Access Time	tGLQV	tGA	_	20	ns		
G to Data Delay	^t GLHDX	t _{GD}	20		ns		
Output Buffer Turn-Off Delay Time from G	†GHQZ	t _{GZ}	0	20	ns	10	
G Command Hold Time	tWLGL	†GH	20		ns		
Write Command Setup Time (Test Mode)	tWLREL	¹wrs	10	Τ –	ns		
Write Command Hold Time (Test Mode)	^t RELWH	twrH	10	T -	ns		
Write to RAS Precharge Time (CAS Before RAS Refresh)	twhrel	tWRP	10		ns		
Write to RAS Hold Time (CAS Before RAS Refresh)	†RELWL	1WRH	10	T -	ns		


NOTES:

13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.


^{14.} These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in late write or read–write cycles.


^{15.}tWCS, tRWD, tCWD, tAWD, and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCS ≥ tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD ≥ tCWD (min), tRWD ≥ tRWD (min), tAWD ≥ tAWD (min), and tCPWD ≥ tCPWD (min) (page mode), the cycle is a read–write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.






FAST PAGE MODE READ CYCLE







RAS-ONLY REFRESH CYCLE (W and G are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (G and A0 - A9 are Don't Care)






HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power–up, an initial pause of 2 milliseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (\overline{RAS}) and column address strobe (\overline{CAS}), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. \overline{RAS} active transition is followed by \overline{CAS} active transition (active = V_{|L}, t_{RCD} minimum) for all read or write cycles. The delay between \overline{RAS} and \overline{CAS} active transitions, referred to as the multiplex window, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (trah) specification is met (and defines trace) minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the 1M x 4 RAM: RAS—only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions latching the desired bit location. The write $(\overline{\text{W}})$ input level must be high (VIH), tRCs (minimum) before the $\overline{\text{CAS}}$ active transition, to enable read mode.

Both the \overline{RAS} and \overline{CAS} clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both \overline{CAS} and output enable (\overline{G}) control read access time: \overline{CAS} must be active before or at tRCD maximum and \overline{G} must be active tRAC-tGA (both minimum) after \overline{RAS} active transition to guarantee valid data out (Q) at tRAC (access time from \overline{RAS} active transition). If the tRCD maximum is exceeded and/or \overline{G} active transition does not occur in time, read access time is determined by either the \overline{CAS} or \overline{G} clock active transition (tCAC or tGA).

The $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks must remain active for minimum times of t_{RAS} and t_{CAS}, respectively, to complete the read cycle. $\overline{\text{W}}$ must remain high throughout the cycle, and for time t_{RCH} after $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ inactive transition, respectively, to maintain the data at that bit location. Once

RAS transitions to inactive, it must remain inactive for a minimum time of the to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the CAS and G clocks are active. When either the CAS or G clock transitions to inactive, the output will switch to High–Z (three–state) to FF or the control of th

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS}, and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time twcs before \overline{CAS} active transition. Data in (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for tRWL and tCWL, respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data-out buffers and \overline{G} disabled.

A late write cycle (referred to as \overline{G} controlled write) occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 ms after \overline{CAS} active transition, (tRCD+tCWD+tRWL+2tT) \leq tRAS, if other timing minimums (tRCD, tRWL, and tr) are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but outputs are switched off by \overline{G} inactive transition, which is required to write to the device. Q may be indeterminate — see note 15 of AC Operating Conditions table. \overline{RAS} and \overline{CAS} must remain active for tRWL and tCWL, respectively, after \overline{W} active transition to complete the write cycle. \overline{G} must remain inactive for tGH after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read–write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for t_{CWD} minimum after the \overline{CAS} active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the 1M x 4 dynamic RAM. Read access time in page mode (tCAC) is typically half the regular \overline{RAS} clock access time, tRAC. Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between VIH and VIL. The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum top, while RAS remains low (VIL). The second CAS active transition while RAS is low initiates the first page mode cycle (tpc or tppwc). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tpASp. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM54400A require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54400A–V. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54400A–V.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decodes. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

RAS—only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

MOTOROLA DRAM

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal

refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). \overline{W} must be inactive for time t_{WRP} before and time t_{WRP} after \overline{RAS} active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for trap and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode entry) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write 0s into all memory cells with normal write mode.
- Select a column address, read 0 out and write 1 into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times
- Read the 1s which were written in step two in normal read mode
- Using the same starting column address as in step two, read 1 out and write 0 into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read 0s which were written in step four in normal read mode.
- 6. Repeat steps one to five using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

The internal organization of this device (512K x 8) allows it to be tested as if it were a 512K x 4 DRAM. Nineteen of the twenty addresses are used when operating the device in test mode. Column address A0 is ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0 - B7) in parallel. External data out is determined by the internal test mode logic of the device. See following truth table and test mode block diagram.

W. CAS before RAS timing puts the device in Test Mode as shown in the test mode timing diagram. A CAS before RAS or a RAS-only refresh cycle puts the device back into normal mode. Refresh is performed in test mode by using a W, CAS before RAS refresh cycle which uses internal refresh address counter.

TEST MODE TRUTH TABLE

D	B0, B1	B2, B3	B4, B5	B6, B7	Q
0	0	0 1	0	0	1 1
-		0			

TEST MODE **AC OPERATING CONDITIONS AND CHARACTERISTICS**


 $(V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, T_A = 0 \text{ to } 70^{\circ}\text{C}$. Unless Otherwise Noted)

READ. WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)


	Sym	bol	MCM54	400A-V80			
Parameter	Std	Alt	Min	Max	Unit	Notes	
Random Read or Write Cycle Time	†RELREL	tRC	155	_	ns	5	
Fast Page Mode Cycle Time	†CELCEL	t _{PC}	55		ns		
Access Time from RAS	†RELQV	†RAC	_	85	ns	6, 7	
Access Time from CAS	†CELQV	¹ CAC		25	ns	6, 8	
Access Time from Column Address	¹AVQV	†AA	_	45	ns	6, 9	
Access Time from Precharge CAS	1CEHQV	[†] CPA	_	50	ns	6	
RAS Pulse Width	†RELREH	†RAS	85	10 k	ns		
RAS Pulse Width (Fast Page Mode)	†RELREH	tRASP	85	200 k	ns		
RAS Hold Time	†CELREH	tRSH	25		ns		
CAS Hold Time	†RELCEH	^t CSH	85		ns		
CAS Precharge to RAS Hold Time	1CEHREH	†RHCP	50	_	ns		
CAS Pulse Width	†CELCEH	tCAS	25	10 k	ns		
Column Address to RAS Lead Time	†AVREH	†RAL	45	_	ns		

- 1. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}
- 2. An initial pause of 2 ms is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- 5. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- 6. Measured with a load of 100 pF and at V_{OH} = 2.0 V (I_{out} = -2 mA) and V_{OL} = 0.8 V (I_{out} = 2 mA).
- 7. Assumes that t_{RCD} ≤ t_{RCD} (max).
- 8. Assumes that t_{RCD} ≥ t_{RCD} (max).
- 9. Assumes that t_{BAD} ≥ t_{BAD} (max).


WRITE, CAS BEFORE RAS REFRESH CYCLE (TEST MODE ENTRY) (G and A0 – A9 are Don't Care)




MOTOROLA DRAM MCM54400A-V 2-159




TEST MODE — EARLY WRITE CYCLE




TEST MODE -- FAST PAGE MODE READ CYCLE



TEST MODE — FAST PAGE MODE EARLY WRITE CYCLE





ORDERING INFORMATION (Order by Full Part Number)

	MÇM	54400A	X	¥	XX	<u>XX</u>	
Motorola Memory Prefix							 Shipping Method (R2 = Tape and Reel, Blank = Rails for SOJ and Trays for TSOP)
Part Number	Part Number					L	- Speed (80 = 80 ns)
				L			- · V = 3.3 V Power Supply
			L				Package (N = 300 mil SOJ, T = 300 mil TSOP)

Full Part Numbers — MCM54400ANV80 MCM54400ANV80R2 MCM54400ATV80 MCM54400ATV80R2