


V_{DSS}	30	V
R_{DS(on)} max (@ V _{GS} = 10V)	16	mΩ
(@ V _{GS} = 4.5V)	25	
Q_g (typical)	5.0	nC
I_D (@ T _{C(Bottom)} = 25°C)	20⑦	A



Applications

- Control MOSFET for synchronous buck converter
- Load Switch

Features

Low Charge (typical 5.2 nC)
Low Thermal Resistance to PCB (<6.2°C/W)
Low Profile (<0.9 mm)
Industry-Standard Pinout
Compatible with Existing Surface Mount Techniques
RoHS Compliant, Halogen-Free
MSL1, Consumer Qualification

Benefits

Low Switching Losses
Enable better Thermal Dissipation
Increased Power Density
⇒ Multi-Vendor Compatibility
Easier Manufacturing
Environmentally Friendlier
Increased Reliability

Base part number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
IRFHM8342PbF	PQFN 3.3mm x 3.3mm	Tape and Reel	4000	IRFHM8342TRPbF

Absolute Maximum Ratings

	Parameter	Max.	Units
V _{GS}	Gate-to-Source Voltage	± 20	V
I _D @ T _A = 25°C	Continuous Drain Current, V _{GS} @ 10V	10	A
I _D @ T _{C(Bottom)} = 25°C	Continuous Drain Current, V _{GS} @ 10V	28⑥⑦	
I _D @ T _{C(Bottom)} = 100°C	Continuous Drain Current, V _{GS} @ 10V	18⑥	
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Source Bonding Technology Limited)	20⑦	
I _{DM}	Pulsed Drain Current ①	112	W
P _D @ T _A = 25°C	Power Dissipation ⑤	2.6	
P _D @ T _{C(Bottom)} = 25°C	Power Dissipation	20	
	Linear Derating Factor	0.020	W/°C
T _J	Operating Junction and	-55 to + 150	°C
T _{STG}	Storage Temperature Range		

Notes ① through ⑦ are on page 8

Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	30	—	—	V	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	20	—	mV/°C	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{\text{DS(on)}}$	Static Drain-to-Source On-Resistance	—	13	16	$\text{m}\Omega$	$V_{\text{GS}} = 10\text{V}, I_D = 17\text{A}$ ③
		—	20	25		$V_{\text{GS}} = 4.5\text{V}, I_D = 14\text{A}$ ③
$V_{\text{GS(th)}}$	Gate Threshold Voltage	1.35	1.8	2.35	V	$V_{\text{DS}} = V_{\text{GS}}, I_D = 25\mu\text{A}$
$\Delta V_{\text{GS(th)}}$	Gate Threshold Voltage Coefficient	—	-5.2	—	mV/°C	
I_{DSS}	Drain-to-Source Leakage Current	—	—	1.0	μA	$V_{\text{DS}} = 24\text{V}, V_{\text{GS}} = 0\text{V}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -20\text{V}$
g_{fs}	Forward Transconductance	19	—	—	S	$V_{\text{DS}} = 10\text{V}, I_D = 17\text{A}$
Q_g	Total Gate Charge	—	10	—	nC	$V_{\text{GS}} = 10\text{V}, V_{\text{DS}} = 15\text{V}, I_D = 17\text{A}$
Q_g	Total Gate Charge	—	5.0	7.5	nC	$V_{\text{DS}} = 15\text{V}$
Q_{gs}	Pre-V _{th} Gate-to-Source Charge	—	1.8	—		$V_{\text{GS}} = 4.5\text{V}$
Q_{gd}	Gate-to-Drain Charge	—	1.7	—		$I_D = 17\text{A}$
Q_{godr}	Gate Charge Overdrive	—	1.5	—		
Q_{oss}	Output Charge	—	3.3	—	nC	$V_{\text{DS}} = 16\text{V}, V_{\text{GS}} = 0\text{V}$
R_G	Gate Resistance	—	2.6	—	Ω	
$t_{\text{d(on)}}$	Turn-On Delay Time	—	8.1	—	ns	$V_{\text{DD}} = 15\text{V}, V_{\text{GS}} = 4.5\text{V}$
t_r	Rise Time	—	30	—		$I_D = 17\text{A}$
$t_{\text{d(off)}}$	Turn-Off Delay Time	—	7.6	—		$R_G = 1.8\Omega$
t_f	Fall Time	—	5.6	—		
C_{iss}	Input Capacitance	—	560	—	pF	$V_{\text{GS}} = 0\text{V}$
C_{oss}	Output Capacitance	—	102	—		$V_{\text{DS}} = 25\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	48	—		$f = 1.0\text{MHz}$

Avalanche Characteristics







	Parameter	Typ.	Max.	Units
E_{AS}	Single Pulse Avalanche Energy ②	—	21	mJ

Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	20⑦	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	112		
V_{SD}	Diode Forward Voltage	—	—	1.0	V	$T_J = 25^\circ\text{C}, I_S = 17\text{A}, V_{\text{GS}} = 0\text{V}$ ③
t_{rr}	Reverse Recovery Time	—	9.4	14	ns	$T_J = 25^\circ\text{C}, I_F = 17\text{A}, V_{\text{DD}} = 15\text{V}$
Q_{rr}	Reverse Recovery Charge	—	5.8	8.7	nC	$dI/dt = 330\text{A}/\mu\text{s}$ ③

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta\text{JC}} (\text{Bottom})$	Junction-to-Case ④	—	6.2	°C/W
$R_{\theta\text{JC}} (\text{Top})$	Junction-to-Case ④	—	50	
$R_{\theta\text{JA}}$	Junction-to-Ambient ⑤	—	49	
$R_{\theta\text{JA}} (<10\text{s})$	Junction-to-Ambient ⑤	—	34	

**Fig 1.** Typical Output Characteristics**Fig 2.** Typical Output Characteristics**Fig 3.** Typical Transfer Characteristics**Fig 4.** Normalized On-Resistance vs. Temperature**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 10. Drain-to-Source Breakdown Voltage









Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

**Fig 12.** On-Resistance vs. Gate Voltage**Fig 13.** Maximum Avalanche Energy vs. Drain Current**Fig 14.** Single Avalanche Event: Pulse Current vs. Pulse Width



* Use P-Channel Driver for P-Channel Measurements

** Reverse Polarity for P-Channel



*** $V_{GS} = 5V$ for Logic Level Devices

Fig 15. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 16a. Unclamped Inductive Test Circuit




Fig 16b. Unclamped Inductive Waveforms




Fig 17a. Switching Time Test Circuit




Fig 17b. Switching Time Waveforms




Fig 18. Gate Charge Test Circuit




Fig 19. Gate Charge Waveform

Placement and Layout Guidelines

The typical application topology for this product is the synchronous buck converter. These converters operate at high frequencies (typically around 400 kHz). During turn-on and turn-off switching cycles, the high di/dt currents circulating in the parasitic elements of the circuit induce high voltage ringing which may exceed the device rating and lead to undesirable effects. One of the major contributors to the increase in parasitics is the PCB power circuit inductance.

This section introduces a simple guideline that mitigates the effect of these parasitics on the performance of the circuit and provides reliable operation of the devices.

To reduce high frequency switching noise and the effects of Electromagnetic Interference (EMI) when the control MOSFET (Q1) is turned on, the layout shown in Figure 20 is recommended. The input bypass capacitors, control MOSFET and output capacitors are placed in a tight loop to minimize parasitic inductance which in turn lowers the amplitude of the switch node ringing, and minimizes exposure of the MOSFETs to repetitive avalanche conditions.





Fig 20. Placement and Layout Guidelines

PQFN 3.3 x 3.3 Package Details




SYMBOL	COMMON			
	MM		INCH	
	MIN.	MAX.	MIN.	MAX.
A	0.70	1.05	0.0276	0.0413
A1	0.12	0.39	0.0047	0.0154
b	0.25	0.39	0.0098	0.0154
D	3.20	3.45	0.1260	0.1358
D1	3.00	3.20	0.1181	0.1417
D2	1.69	2.20	0.0665	0.0866
E	3.20	3.40	0.1260	0.1339
E1	3.00	3.20	0.1181	0.1417
E2	2.15	2.59	0.0846	0.1020
e	0.65	BSC	0.0256	BSC
L	0.15	0.55	0.0059	0.0217
M	0.59	—	0.0232	—
O	9Deg	12Deg	9Deg	12Deg

For more information on board mounting, including footprint and stencil recommendation, please refer to application note AN-1136: <http://www.irf.com/technical-info/appnotes/an-1136.pdf>


For more information on package inspection techniques, please refer to application note AN-1154:
<http://www.irf.com/technical-info/appnotes/an-1154.pdf>

PQFN 3.3 x 3.3 Part Marking



Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

PQFN 3.3 x 3.3 Tape and Reel



Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

Qualification Information[†]

Qualification Level	Consumer (per JEDEC JESD47F ^{††} guidelines)	
Moisture Sensitivity Level	PQFN 3.3mm x 3.3mm	MSL1 (per JEDEC J-STD-020D ^{††})
RoHS Compliant	Yes	

[†] Qualification standards can be found at International Rectifier's web site: <http://www.irf.com/product-info/reliability>

^{††} Applicable version of JEDEC standard at the time of product release.

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25^\circ\text{C}$, $L = 0.15\text{mH}$, $R_G = 50\Omega$, $I_{AS} = 17\text{A}$.
- ③ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
- ④ R_θ is measured at T_J of approximately 90°C .
- ⑤ When mounted on 1 inch square PCB (FR-4). Please refer to AN-994 for more details:
<http://www.irf.com/technical-info/appnotes/an-994.pdf>
- ⑥ Calculated continuous current based on maximum allowable junction temperature.
- ⑦ Current is limited to 20A by source bonding technology.

International
Rectifier

IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA

To contact International Rectifier, please visit <http://www.irf.com/whoto-call/>