PRELIMINARY

1 MEGA BIT (65,536 WORD x 16 BIT)
CMOS U.V. ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION

The TC57Hl024D is a 65,536 word \times 16 bit CMOS ultraviolet light erasable and electrically programmable read only memory. The TC57Hl024D is JEDEC standard pin configuration. This product is packed in 40 pin standard cerdip package.

TC57Hl024D is fabricated with the CMOS technology. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 40mA/lMHz and access time of 85ns/100ns.

The programming times of the TC57Hl024D except overhead times of EPROM programmer is only 7 seconds by using the high speed programming algorithm.

FEATURES

• Peripheral circuit

: CMOS

Memory cell

: N-MOS

• Fast access time

TC57H1024D-85

: 85ns

TC57Hl024D-10/100 : 100ns

• Low power dissipation

Active : 40mA/IMHz

Standby: 100µA

Single 5V power supply

• Full static operation

• High speed programming operation: tpw 0.1ms

• Input and output TTL compatible

• JEDEC standard 40 pin: TC57Hl024D

• Standard 40 pin DIP cerdip package


PIN CONNECTION (TOP VIEW)

	40] V _{cc}
v <u></u> 91	
ce As	
D15 Y3	38] NC
D14 []4	37 A15
CE Q2 D15 Q3 D14 Q4 D13 Q5	36 A14
D12 [[6	35 A13
D12 []6 D11 []7	34) A12
D10 [18 D9 [19 D8 [10 V ₅₅ [11	34] A12 33] A11 32] A10
pe lle	32 A10
D8 [] 10	21D A0
. H	30] V ₅₅ 29] A8
'38 H.'.	201 48
	28 h A7
D6 Y13	
DS []14	27 A6
D6 []13 D5 []14 D4 []15	26 AS
D3 [16	25 A4
D2 (17	24 j A3
D1 18	24] A3 23] A2
D2 []17 D1 []18 D0 []19	22 A1
20 019	
ट ₹ 🛘 20	21 A0

PIN NAMES

A0~A15	Address Inputs				
D0~D45	Outputs (Inputs)				
CE	Chip Enable Input				
ŌĒ	Output Enable Input				
PGM	Program Control Input				
Vcc	V _{CC} Supply Voltage				
Vpp	Program Supply Voltage				
V _{SS}	Ground				
NC	No Connection				

BLOCK DIAGRAM



MODE SELECTION

	IN CE	ŌĒ	PGM	Vpp	Vcc	D0~D15	Power	
MODE								
Read	L.	L	н]		Data Out	Active	
Output Deselect	•	н	•	5V	5V	High Impedance	Active	
Standby	н	*				High impedance	Standby	
Program	L	н	L			Data In		
Program Inhibit	н	*				Wak Imaadaas	A 4454	
	L	н	н	12.75V 6.25V		High Impedance	Active	
Program Verify	L	L	н]		Data Out		

^{*} H or L

MAXIMUM RATINGS

SYMBOL ITEM		RATING	UNIT
Vcc	V _{CC} Power Supply Voltage	-0.6~7.0	٧
Vpp	Program Supply Voltage	-0.6~14.0	٧
ViN	input Voltage	-0.6~7.0	ν
V _{IN} (A9)	Input Voltage (A9)	- 0.6~13.5	٧
V _{1/0}	Input/Output Voltage	- 0.6~V _{CC} + 0.5	٧
PD	Power Dissipation	1.5	w
TSOLDER	Soldering Temperature Time	260 · 10	*C · sec
T _{strg}	Storage Temperature	- 65~125	• c
Topr	Operating Temperature	0~70	•c

READ OPERATION

AC/DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TC57H1024D-85/10	TC57H1024D-100		
Ta	Ambient Temperature	0~70°C			
Vcc	V _{CC} Power Supply Voltage	5V ± 5%	5V ± 10%		
Vpp	V _{PP} Power Supply Voltage	0V~V _{CC} + 0.6V			

DC AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
lų	Input Current	V _{IN} = 0~V _{CC}	-	-	± 10	μΑ
lcco	Operating Current	CE = 0V I _{OUT} = 0mA t _{cycle} = 1 µs	-	-	40	mA
l _{CCS1}	Standby Current	CE = V _{IH}	-	-	1	mA
I _{CCS2}	Standby Content	ČE = V _{CC} − 0.2V	-	_	100	μΑ
VIH	Input High Voltage		2.2	-	V _{CC} + 0.3	V
VIL	Input Low Voltage		- 0.3	-	0.8	٧
Vон	Output High Voltage	l _{OH} = -400 jtA	2.4	-	-	V
Vol	Output Low Voltage	1 _{OL} = 2.1mA		-	0.4	٧
I _{PP1}	V _{PP} Current	V _{PP} = V _{CC} ± 0.6V	-	-	± 10	μA
JLO	Ouptut Leakage Current	V _{OUT} = 0.4V~V _{CC}	-	-	± 10	μA

AC CHARACTERISTICS (VPP=0V~VCC+0.6V)

SYMBOL	PARAMETER	TC57H1	024D-85	TC57H102	UNIT	
STIVIBUE	FANAIVIETER	MIN.	MAX.	MIN.	MAX.	OMIT
t _{ACC}	Address Access Time		85	_	100	
t _{CE}	CE to Output Valid	-	85	-	100	
t _{OE}	ŌĒ to Output Valid	-	45	-	50	
tori	CE to Output in High-Z	-	* 30		50	ns
t _{DF2}	OE to Output in High-Z	-	30	-	50	
tон	Output Data Hold Time	5	_	10	-	

TC57H1024D-85 is satisfied with the specification of TC57H1024D-100.

AC TEST CONDITIONS

Ouput Load : 1 TTL Gate and C_L=100pF

Input Pulse Rise and Fall Times : 10ns Max.
Input Pulse Levels : 0.45V to 2.4V

Timing Measurement Reference Levels: Inputs 0.8V and 2.2V Outputs 0.8V and 2.0V




CAPACITANCE *(Ta = 25°C, f = 1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	-	6	10	
Cout	Output Capacitance	V _{OUT} = 0V		10	12	ام ا

^{*} This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



HIGH SPEED PROGRAM OPERATION

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} + 0.3	v
VIL	Input Low Voltage	- 0.3		0.8	V
Vcc	V _{CC} Power Supply Voltage	6.00	6.25	6.50	v
Vpp	V _{PP} Power Supply Voltage	12.50	12.75	13.00	٧

DC AND OPERATING CHARACTERISTICS(Ta = 25 ± 5 °C, V_{CC} = 6.25V ± 0.25 V, V_{PP} = 12.75V ± 0.25 V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
اور	Input Current	V _{IN} = 0~V _{CC}	-	-	± 10	μA
V _{OH}	Output High Voltage	I _{OH} = -400μA	2 4	-	-	V
VoL	Output Low Voltage	I _{OL} = 2.1mA	-	-	0.4	٧
lcc	V _{CC} Supply Current	-	-	-	50	mA
lppz	V _{PP} Supply Current	V _{PP} = 13.0V	-	_	100	mA

AC PROGRAMMING CHARACTERISTICS($Ta = 25 \pm 5^{\circ}C$, $V_{CC} = 6.25V \pm 0.25V$, $V_{PP} = 12.75V \pm 0.25V$)

SYMBOL	PARAMETER	TEST CONDITION	MiN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	~	2	_	-	μs
t _{CES}	CE Setup Time	-	2	-	-	μs
t _{CEH}	CE Hold Time	-	2	-	-	μs
tos	Data Setup Time	-	2	-	-	μς
toH	Data Hold Time	-	2	-	-	μς
tvs	V _{PP} Setup Time	-	2	-	-	μς
tpw	Program Pulse Width	-	0.095	0.1	0.105	ms
t _{OE}	OE to Output Valid		-	-	500	ns
t _{DF2}	OE to Output in High-Z	CE = VIL	-	-	150	ns
toes	OE Setup Time		2	_	-	μs

AC TEST CONDITIONS

• Output Load : 1 TTL Gate and CL (100pF)


Input Pulse Rise and Fall Times : 10ns Max.
 Input Pulse Levels : 0.45V and 2.4V

• Timing Measurement Reference Levels: Inputs 0.8V and 2.2V, Outputs 0.8V and 2.0V



HIGH SPEED PROGRAM OPERATION

TIMING CHART



- Note : 1. VCC must be applied simultaneously or before Vpp and cut off simultaneously or after Vpp.
 - 2. Removing the device from socket and setting the device in socket with $V_{PP} = 12.75V$ may cause permanent damage to the device.
 - 3. The Vpp supply voltage is permitted up to 14V for program operation, so the voltage over 14V should not be applied to the Vpp terminal. When the switching pulse voltage is applied to the Vpp terminal, the overshoot voltage of its pulse should not be exceeded 14V.

ERASURE CHARACTERISTICS

The TC57H1024D's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. The integrated dose (Ultraviolet light intensity [W/cm²] × exposure time [sec.]) for erasure should be a minimum of 15 [W·sec./cm²].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 $[\mu W/cm^2]$ will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is 12000 $[\mu W/cm^2] \times (20 \times 60)$ [sec]=15 [W·sec/cm²].)

The TC57H1024D's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the fluorescent lamps will include 3000~4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals - Toshiba EPROM Protect Seal AC901 - are available.

OPERATION INFORMATION

The TC57H1024D's six operation modes are listed in the following table.

Mode selection can be achieved by applying TTL level signal to all inputs.

MODE		PIN	世	ŌĒ	PGM	Vpp	VCC	D0~D15	Power	
	Read		L	L	н		5V 5V		Data Out	Anti-
READ	Output Deselect		*	н	•	5V		Uinh Impedance	Active	
OPERATION	Standby		н	•	*	1 1		High Impedance	Standby	
	Program		Ļ	н	L			Data In		
PROGRAM	Oursen labibie	н	Н	*	٠]				
OPERATION (Ta = 25 ± 5°C)	Program Inhibit		L	н	н	12.750 6.250	High Impedance	Active		
	Program Verify		L	L	H			Data Out		

Note : H ; V_{IH} , L : V_{IL} , * : V_{III} or V_{IL}

READ MODE

The TC57H1024D has three control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection.

The output enable (\overline{OE}) controls the output buffers, independent of device selection. Assuming that $\overline{CE} = \overline{OE} = V_{IL}$ and $\overline{PGM} = V_{III}$, the output data is valid at the output after address access time from stabilizing of all addresses.

The CE to output valid (tCE) is equal to the address access time (tACC).

Assuming that $\overline{CE} = V_{IL}$, $\overline{PGM} = V_{IH}$ and all addresses are valid, the output data is valid at the outputs after toe from the falling edge of \overline{OE} .

OUTPUT DESELECT MODE

Assuming that $\overline{CE} = V_{IH}$ or $\overline{OE} = V_{III}$, the outputs will be in a high impedance state. So two or more ROMs can be connected together on a common bus line.

When CE is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TC57H1024D has a low power standby mode controlled by the CE signal.

By applying a high level to the \overline{CE} input, the TC57H1024D is placed in the standby mode which reduce the operating current to 100µA by applying MOS-high level (V_{CC}) and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC57H1024D are in the "1" state which is erased state.

Therefore the program operation is to introduce "Ø" data into the desired bit locations by electrically programming.

The levels required for all inputs are TTL. The TO57H1024D can be programmed any location at anytime -- either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that the desired data is correctly programmed on the programmed bits.

The verify is accomplished with OE and CE at VII, and PGM at VIII.

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.75V) is applied to V_{PP} terminal, a high level \overline{CE} or \overline{PGM} input inhibits the TC57H1024D from being programmed.

Programming of two or more EPROMs in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} or \overline{PGM} may be commonly connected, and a TTL low level program pulse is applied to the \overline{CE} and \overline{PGM} of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAM OPERATION

The device is set up in the high speed programming mode when the programming voltage (+12.75V) is applied to the Vpp terminal with V_{CC} =6.25V and \overline{PGM} = V_{IH} .

The programming is achieved by applying a single TTL low level 0.1ms pulse the PGM input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.


If the programmed data is not correct, another program pulse of 0.1ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC} = V_{PP} = 5V$.



HIGH SPEED PROGRAM OPERATION

FLOW CHART



ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC57H1024D which identifies its manufacture and device type.

The programming equipment may read out manufacturer code and device code from TC57H1024D by using this mode before program operation and automatically set program voltage (Vpp) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to $V_{\rm IL}$ in read operation. Data output in this condition is manufacturer code. Device code is identified when address A0 is set to $V_{\rm III}$.

These two codes possess an odd parity with the parity bit of (O7).

The following table shows electric signature of TC57H1024D.

PINS	A ₀	015	014	013	012	011	010	Og	08	07	06	05	O4	O ₃	O2	Ο ₁	Ο ₀	HEX DATA
Manufacturer Code	VIL	•	*	•	٠	•	•	٠	٠	1	0	0	1	1	0	0	0	**98
Device Code	ViH	*		٠		•		٠	*	1	0	0	0	1	0	0	. 1	**89

Notes: $A9 = 12V \pm 0.5V$, $A_1 - A_8$, $A_{10} - A_{15}$, \overline{CE} , $\overline{OE} = V_{IL}$, $\overline{PGM} = V_{IH}$

* : Don't care

DC AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT		
V _{ID}	A ₉ Auto Select Voltage	11.5	12.0	12.5	٧		



OUTLINE DRAWINGS

• Cerdip DIP

WDIP40-G-600A

40 40 10.0TYP

21 77 10.0TYP

0.25 ±0.1 0.25 ±0.1 0.25 ±0.05

Unit:mm