

## KM416S8030

### 2M x 16Bit x 4 Banks Synchronous DRAM

#### FEATURES

- JEDEC standard 3.3V power supply
- LVTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
  - CAS latency (2 & 3)
  - Burst length (1, 2, 4, 8 & Full page)
  - Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock.
- Burst read single-bit write operation
- DQM for masking
- Auto & self refresh
- 64ms refresh period (4K cycle)

#### GENERAL DESCRIPTION


The KM416S8030 is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

2

#### ORDERING INFORMATION


Part No.	Max Freq.	Interface	Package
KM416S8030T-G/F8	125MHz	LVTTL	54pin TSOP(II)
KM416S8030T-G/FH	100MHz		
KM416S8030T-G/FL	100MHz		
KM416S8030T-G/F10	100MHz		

#### FUNCTIONAL BLOCK DIAGRAM



\* Samsung Electronics reserves the right to change products or specification without notice.

**PIN CONFIGURATION (Top view)**



**PIN FUNCTION DESCRIPTION**

Pin	Name	Input Function
CLK	<i>System clock</i>	Active on the positive going edge to sample all inputs.
CS	<i>Chip select</i>	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	<i>Clock enable</i>	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A11	<i>Address</i>	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA11, Column address : CA0 ~ CA8
BA0 ~ BA1	<i>Bank select address</i>	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	<i>Row address strobe</i>	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	<i>Column address strobe</i>	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	<i>Write enable</i>	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
L(U)DQM	<i>Data input/output mask</i>	Makes data output Hi-Z, tshz after the clock and masks the output. Blocks data input when L(U)DQM active.
DQ0 ~ 15	<i>Data input/output</i>	Data inputs/outputs are multiplexed on the same pins.
VDD/Vss	<i>Power supply/ground</i>	Power and ground for the input buffers and the core logic.
Vdd/VssQ	<i>Data output power/ground</i>	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	<i>No connection /reserved for future use</i>	This pin is recommended to be left No Connection on the device.

# KM416S8030

## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	VDD, VDDQ	-1.0 ~ 4.6	V
Storage temperature	TSTG	-55 ~ +150	°C
Power dissipation	PD	1	W
Short circuit current	Ios	50	mA

Note : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

2

## DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	VDD, VDDQ	3.0	3.3	3.6	V	
Input logic high voltage	VIH	2.0	3.0	VDDQ+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	VOH	2.4	-	-	V	IOH = -2mA
Output logic low voltage	VOI	-	-	0.4	V	IOI = 2mA
Input leakage current (Inputs)	IIL	-1	-	1	uA	3
Input leakage current (I/O pins)	IIL	-1.5	-	1.5	uA	3.4

Notes : 1. VIH (max) = 5.6V AC. The overshoot voltage duration is  $\leq$  3ns.

2. VIL (min) = -2.0V AC. The undershoot voltage duration is  $\leq$  3ns.

3. Any input  $0V \leq VIN \leq VDDQ$ .

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

4. Dout is disabled,  $0V \leq VOUT \leq VDDQ$ .

## CAPACITANCE ( $VDD = 3.3V$ , $TA = 23^{\circ}C$ , $f = 1MHz$ , $VREF = 1.4V \pm 200mV$ )

Parameter	Symbol	Min	Max	Unit
Clock	CCLK	2.5	4	pF
RAS, CAS, WE, CS, CKE, DQM	CIN	2.5	5	pF
Address	CADD	2.5	5	pF
DQ0 ~ DQ3	COUT	4	6.5	pF

**DC CHARACTERISTICS**

(Recommended operating condition unless otherwise noted, TA = 0 to 70°C)

Parameter	Symbol	Test Condition	CAS Latency	Version				Unit	Note		
				-8	-H	-L	-10				
Operating current (One bank active)	Icc1	Burst length = 1 tRC ≥ tRC(min) IOL = 0 mA		130	120	120	115	mA	1		
Precharge standby current in power-down mode	Icc2P	CKE ≤ VIL(max), tcc = 15ns	1				mA				
	Icc2PS	CKE & CLK ≤ VIL(max), tcc = ∞	1								
Precharge standby current in non power-down mode	Icc2N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc=15ns Input signals are changed one time during 30ns	15				mA				
	Icc2NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc = ∞ Input signals are stable	7								
Active standby current in power-down mode	Icc3P	CKE ≤ VIL(max), tcc = 15ns	5				mA				
	Icc3PS	CKE & CLK ≤ VIL(max), tcc = ∞	5								
Active standby current in non power-down mode (One bank active)	Icc3N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc = 15ns Input signals are changed one time during 30ns.	30				mA				
	Icc3NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc = ∞ Input signals are stable	20								
Operating current (Burst mode)	Icc4	IOL = 0 mA Page burst tCCD = 2CLKs	3	170	145	145	145	mA	1		
Refresh current	Icc5	tRC ≥ tRC(min)		200		165	mA				
Self refresh current	Icc6	CKE ≤ 0.2V	1.5				mA	3			
			800								

Notes : 1. Measured with outputs open.

2. Refresh period is 64ms.


3. KM416S8030T-G\*\*

4. KM416S8030T-F\*\*


# KM416S8030

## AC OPERATING TEST CONDITIONS (VDD = 3.3V ± 0.3V, TA = 0 to 70°C)

Parameter	Value	Unit
AC input levels (ViH/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

## OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version				Unit	Note
		-8	-H	-L	-10		
Row active to row active delay	tRRD(min)	16	20	20	20	ns	1
RAS to CAS delay	tRCD(min)	20	20	20	24	ns	1
Row precharge time	tRP(min)	20	20	20	24	ns	1
Row active time	tRAS(min)	48	50	50	50	ns	1
	tRAS(max)	100				us	
Row cycle time	tRC(min)	68	70	70	80	ns	1
Last data in to row precharge	tRDL(min)	8	10	10	12	ns	2
Last data in to new col. address delay	tCDL(min)	1				CLK	2
Last data in to burst stop	tBDL(min)	1				CLK	2
Col. address to col. address delay	tCCD(min)	1				CLK	3
Number of valid output data	CAS latency=3	2				ea	4
	CAS latency=2	1					

- Notes : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.  
 2. Minimum delay is required to complete write.  
 3. All parts allow every cycle column address change.  
 4. In case of row precharge interrupt, auto precharge and read burst stop.

# KM416S8030

## AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter	Symbol	-8		-H		-L		-10		Unit	Note	
		Min	Max	Min	Max	Min	Max	Min	Max			
CLK cycle time	tcc	8	1000	10	1000	10	1000	10	1000	ns	1	
		12		10		12		13				
CLK to valid output delay	tsAC	CAS latency=3		6		6		6		7	ns	1,2
		CAS latency=2		6		6		7		7		
Output data hold time	toH	CAS latency=3	3		3		3		3		ns	2
		CAS latency=2	3		3		3		3			
CLK high pulse width	tCH	3		3		3		3.5		ns	3	
CLK low pulse width	tCL	3		3		3		3.5		ns	3	
Input setup time	tSS	2		2		2		2.5		ns	3	
Input hold time	tSH	1		1		1		1.5		ns	3	
CLK to output in Low-Z	tSLZ	1		1		1		1		ns	2	
CLK to output in Hi-Z	tSHZ	CAS latency=3		6		6		6		7	ns	
		CAS latency=2		6		6		7		7		


- Notes : 1. Parameters depend on programmed CAS latency.  
 2. If clock rising time is longer than 1ns,  $(tr/2-0.5)ns$  should be added to the parameter.  
 3. Assumed input rise and fall time ( $tr & tf$ ) = 1ns.  
 If  $tr & tf$  is longer than 1ns, transient time compensation should be considered,  
 i.e.,  $[(tr + tf)/2-1]ns$  should be added to the parameter.

# KM416S8030

## IBIS SPECIFICATION


### $I_{OH}$ Characteristics (Pull-up)

Voltage	100MHz Min	100MHz Max	66MHz Min
(V)	$I$ (mA)	$I$ (mA)	$I$ (mA)
3.45		-2.4	
3.3		-27.3	
3.0	0.0	-74.1	-0.7
2.6	-21.1	-129.2	-7.5
2.4	-34.1	-153.3	-13.3
2.0	-58.7	-197.0	-27.5
1.8	-67.3	-226.2	-35.5
1.65	-73.0	-248.0	-41.1
1.5	-77.9	-269.7	-47.9
1.4	-80.8	-284.3	-52.4
1.0	-88.6	-344.5	-72.5
0.0	-93.0	-502.4	-93.0



### $I_{OL}$ Characteristics (Pull-down)

Voltage	100MHz Min	100MHz Max	66MHz Min
(V)	$I$ (mA)	$I$ (mA)	$I$ (mA)
0.0	0.0	0.0	0.0
0.4	27.5	70.2	17.7
0.65	41.8	107.5	26.9
0.85	51.6	133.8	33.3
1.0	58.0	151.2	37.6
1.4	70.7	187.7	46.6
1.5	72.9	194.4	48.0
1.65	75.4	202.5	49.5
1.8	77.0	208.6	50.7
1.95	77.6	212.0	51.5
3.0	80.3	219.6	54.2
3.45	81.4	222.6	54.9




**KM416S8030**

**V<sub>DD</sub> Clamp @ CLK, CKE, CS, DQM & DQ**

V <sub>DD</sub> (V)	I (mA)
0.0	0.0
0.2	0.0
0.4	0.0
0.6	0.0
0.7	0.0
0.8	0.0
0.9	0.0
1.0	0.23
1.2	1.34
1.4	3.02
1.6	5.06
1.8	7.35
2.0	9.83
2.2	12.48
2.4	15.30
2.6	18.31


**Minimum V<sub>DD</sub> clamp current  
(Referenced to V<sub>DD</sub>)**



**V<sub>SS</sub> Clamp @ CLK, CKE, CS, DQM & DQ**

V <sub>SS</sub> (V)	I (mA)
-2.6	-57.23
-2.4	-45.77
-2.2	-38.26
-2.0	-31.22
-1.8	-24.58
-1.6	-18.37
-1.4	-12.56
-1.2	-7.57
-1.0	-3.37
-0.9	-1.75
-0.8	-0.58
-0.7	-0.05
-0.6	0.0
-0.4	0.0
-0.2	0.0
0.0	0.0

**Minimum V<sub>SS</sub> clamp current**



# KM416S8030

## FREQUENCY vs. AC PARAMETER RELATIONSHIP TABLE

### KM416S8030T-8

(Unit : Number of clock)

Frequency	CAS Latency	tRC	tRAS	tRP	tRRD	tRCD	tCCD	tCDL	tRD <sub>L</sub>
		68ns	48ns	20ns	16ns	20ns	8ns	8ns	8ns
125MHz (8.0ns)	3	9	6	3	2	3	1	1	1
100MHz (10.0ns)	3	7	5	2	2	2	1	1	1
83MHz (12.0ns)	2	6	4	2	2	2	1	1	1
75MHz (13.0ns)	2	6	4	2	2	2	1	1	1
66MHz (15.0ns)	2	5	4	2	2	2	1	1	1

### KM416S8030T-H

(Unit : Number of clock)

Frequency	CAS Latency	tRC	tRAS	tRP	tRRD	tRCD	tCCD	tCDL	tRD <sub>L</sub>
		70ns	50ns	20ns	20ns	20ns	10ns	10ns	10ns
100MHz (10.0ns)	2	7	5	2	2	2	1	1	1
83MHz (12.0ns)	2	6	5	2	2	2	1	1	1
75MHz (13.0ns)	2	6	4	2	2	2	1	1	1
66MHz (15.0ns)	2	5	4	2	2	2	1	1	1
60MHz (16.7ns)	2	5	3	2	2	2	1	1	1

### KM416S8030T-L

(Unit : Number of clock)

Frequency	CAS Latency	tRC	tRAS	tRP	tRRD	tRCD	tCCD	tCDL	tRD <sub>L</sub>
		70ns	50ns	20ns	20ns	20ns	10ns	10ns	10ns
100MHz (10.0ns)	3	7	5	2	2	2	1	1	1
83MHz (12.0ns)	2	6	5	2	2	2	1	1	1
75MHz (13.0ns)	2	6	4	2	2	2	1	1	1
66MHz (15.0ns)	2	5	4	2	2	2	1	1	1
60MHz (16.7ns)	2	5	3	2	2	2	1	1	1

### KM416S8030T-10

(Unit : Number of clock)

Frequency	CAS Latency	tRC	tRAS	tRP	tRRD	tRCD	tCCD	tCDL	tRD <sub>L</sub>
		80ns	50ns	24ns	20ns	24ns	10ns	10ns	12ns
100MHz (10.0ns)	3	8	5	3	2	3	1	1	2
83MHz (12.0ns)	3	7	5	2	2	2	1	1	1
75MHz (13.0ns)	2	7	4	2	2	2	1	1	1
66MHz (15.0ns)	2	6	4	2	2	2	1	1	1
60MHz (16.7ns)	2	5	3	2	2	2	1	1	1

# KM416S8030

## SIMPLIFIED TRUTH TABLE

Command		CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	BA0,1	A10/AP	A8 ~ A6	Note		
Register	Mode register set	H	X	L	L	L	L	X	OP code			1,2		
Refresh	Auto refresh		H	H	L	L	L	H	X		X	3		
	Self refresh			L								3		
	Exit	L	H	L	H	H	H	X	X			3		
				H	X	X	X					3		
Bank active & row addr.			H	X	L	L	H	H	X	V	Row address			
Read & column address	Auto precharge disable	H	X	L	H	L	H	X	V	L	Column address (A8 ~ A6)	4		
	Auto precharge enable									H		4,5		
Write & column address	Auto precharge disable	H	X	L	H	L	L	X	V	L	Column address (A8 ~ A6)	4		
	Auto precharge enable									H		4,5		
Burst stop			H	X	L	H	H	L	X	X			6	
Precharge	Bank selection		H	X	L	L	H	L	X	V	L	X		
	All banks									X	H			
Clock suspend or active power down	Entry	H	L	H	X	X	X	X	X					
					L	V	V							
Precharge power down mode	Exit	L	H	X	X	X	X	X	X					
					L	H	H	H						
	Entry	H	L	H	X	X	X	X	X					
					L	H	H	H						
DQM			H	X				V	X			7		
No operation command			H	X	H	X	X	X	X	X				
					L	H	H	H						

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Notes : 1. OP Code : Operand code

A0 ~ A11 & BA0 ~ BA1 : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA0 ~ BA1 : Bank select addresses.

If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.

If both BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.

If both BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.

If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.

If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0),

but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)