


**2Mx32 5V FLASH MODULE** *ADVANCED\****FEATURES**


- Access Time of 90, 120, 150nS
- Packaging:
  - 66-pin, PGA Type, 1.185 inch square, Hermetic Ceramic HIP (Package 401).
  - 68 lead, 40mm Low Profile CQFP (Package 502), 3.5mm (0.140 inch)
  - 68 lead, Hermetic CQFP (G2), 22.4mm (0.880 inch) square (Package 500). Designed to fit JEDEC 68 lead 0.990" CQFPJ footprint (Fig. 3)
- Sector Architecture
  - 32 equal size sectors of 64KBytes per each 2Mx8 chip
  - Any combination of sectors can be erased. Also supports full chip erase.
- Minimum 100,000 Write/Erase Cycles Minimum (0°C to 70°)
- Organized as 2Mx32
- Commercial, Industrial, and Military Temperature Ranges
- 5 Volt Read and Write. 5V ± 10% Supply.
- Low Power CMOS
- Data Polling and Toggle Bit feature for detection of program or erase cycle completion.
- Supports reading or programming data to a sector not being erased.
- RESET pin resets internal state machine to the read mode.
- Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation, Separate Power and Ground Planes to improve noise immunity

\* This data sheet describes a product that may or may not be under development, and is subject to change or cancellation without notice.

Note: Programming information available upon request.

**FIG. 1 PIN CONFIGURATION FOR WF2M32-XXH5****TOP VIEW****PIN DESCRIPTION**


|         |                     |
|---------|---------------------|
| I/O0-31 | Data Inputs/Outputs |
| A0-20   | Address Inputs      |
| WE1-4   | Write Enables       |
| CS1-4   | Chip Selects        |
| OE      | Output Enable       |
| Vcc     | Power Supply        |
| GND     | Ground              |

**BLOCK DIAGRAM**

RESET internally tied to Vcc in the HIP package for this pin configuration. See Alternate Pin Configuration with RESET tied to pin 12 for system control of reset (Fig. 11, page 13)



FIG. 2 PIN CONFIGURATION FOR WF2M32-XG4TX5



## PIN DESCRIPTION

|         |                     |
|---------|---------------------|
| I/O0-31 | Data Inputs/Outputs |
| A0-20   | Address Inputs      |
| WE      | Write Enable        |
| CS1-4   | Chip Selects        |
| OE      | Output Enable       |
| Vcc     | Power Supply        |
| RESET   | Reset               |
| GND     | Ground              |
| NC      | Not Connected       |

## BLOCK DIAGRAM






FIG. 3 PIN CONFIGURATION FOR WF2M32-XG2X5




The White 68 lead G2 CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2 has the TCE and lead inspection advantage of the CQFP form.

## PIN DESCRIPTION

|         |                     |
|---------|---------------------|
| I/O0-31 | Data Inputs/Outputs |
| A0-20   | Address Inputs      |
| WE1-4   | Write Enables       |
| CS1-4   | Chip Selects        |
| OE      | Output Enable       |
| Vcc     | Power Supply        |
| GND     | Ground              |
| RESET   | Reset               |

## BLOCK DIAGRAM





## ABSOLUTE MAXIMUM RATINGS

| Parameter                          | Symbol | Ratings      | Unit |
|------------------------------------|--------|--------------|------|
| Voltage on Any Pin Relative to Vss | Vr     | -2.0 to +7.0 | V    |
| Power Dissipation                  | Pr     | 8            | W    |
| Storage Temperature                | Tstg   | -65 to +125  | °C   |
| Short Circuit Output Current       | Ios    | 100          | mA   |

## RECOMMENDED DC OPERATING CONDITIONS

| Parameter                    | Symbol | Min  | Typ | Max       | Unit |
|------------------------------|--------|------|-----|-----------|------|
| Supply Voltage               | Vcc    | 4.5  | 5.0 | 5.5       | V    |
| Ground                       | Vss    | 0    | 0   | 0         | V    |
| Input High Voltage           | Vih    | 2.0  | -   | Vcc + 0.5 | V    |
| Input Low Voltage            | Vil    | -0.5 | -   | +0.8      | V    |
| Operating Temperature (Mil.) | TA     | -55  | -   | +125      | °C   |
| Operating Temperature (Ind.) | TA     | -40  | -   | +85       | °C   |

## CAPACITANCE

(TA = +25°C)

| Parameter                      | Symbol | Conditions             | Max | Unit |
|--------------------------------|--------|------------------------|-----|------|
| OE capacitance                 | COE    | VIN = 0 V, f = 1.0 MHz | 50  | pF   |
| WE1-4 capacitance<br>HIP (PGA) | CWE    | VIN = 0 V, f = 1.0 MHz | 20  | pF   |
| HIP (Alternate pinout)         |        |                        | 50  |      |
| CQFP G4T                       |        |                        | 50  |      |
| CQFP G2                        |        |                        | 20  |      |
| G2 (Alternate pinout)          |        |                        | 50  |      |
| CS1-4 capacitance              | Ccs    | VIN = 0 V, f = 1.0 MHz | 20  | pF   |
| Data I/O capacitance           | Ci/O   | VIO = 0 V, f = 1.0 MHz | 20  | pF   |
| Address input capacitance      | CAD    | VIN = 0 V, f = 1.0 MHz | 50  | pF   |

This parameter is guaranteed by design but not tested.

## DC CHARACTERISTICS - CMOS COMPATIBLE

(Vcc = 5.0V, Vss = 0V, TA = -55°C to +125°C)

| Parameter                                   | Symbol | Conditions                                        | Min      | Max  | Unit |
|---------------------------------------------|--------|---------------------------------------------------|----------|------|------|
| Input Leakage Current                       | ILI    | Vcc = 5.5, VIN = GND to Vcc                       |          | 10   | µA   |
| Output Leakage Current                      | ILOx32 | Vcc = 5.5, VIN = GND to Vcc                       |          | 10   | µA   |
| Vcc Active Current for Read (1)             | Icc1   | CS = Vil, OE = Vih, f = 5MHz                      |          | 160  | mA   |
| Vcc Active Current for Program or Erase (2) | Icc2   | CS = Vil, OE = Vih                                |          | 240  | mA   |
| Vcc Standby Current                         | Icc3   | Vcc = 5.5, CS = Vih, f = 5MHz, RESET = Vcc ± 0.3V |          | 4.0  | mA   |
| Output Low Voltage                          | Vol    | IOL = 12.0 mA, Vcc = 4.5                          |          | 0.45 | V    |
| Output High Voltage                         | VoH    | Ioh = -2.5 mA, Vcc = 4.5                          | 0.85xVcc |      | V    |
| Low Vcc Lock-Out Voltage                    | VLKO   |                                                   | 3.2      | 4.2  | V    |

## NOTES:

1. The Icc current listed includes both the DC operating current and the frequency dependent component (@ 5MHz). The frequency component typically is less than 2mA/MHz, with OE at Vih.
2. Icc active while Embedded Algorithm (program or erase) is in progress.
3. DC test conditions Vil = 0.3V, Vih = Vcc - 0.3V

**AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS - WE CONTROLLED**(V<sub>CC</sub> = 5.0V, T<sub>A</sub> = -55°C to +125°C)

| Parameter                              | Symbol             |                  | -90 |     | -120 |     | -150 |     | Unit |
|----------------------------------------|--------------------|------------------|-----|-----|------|-----|------|-----|------|
|                                        |                    |                  | Min | Max | Min  | Max | Min  | Max |      |
| Write Cycle Time                       | t <sub>AVAV</sub>  | t <sub>WC</sub>  | 90  |     | 120  |     | 150  |     | nS   |
| Chip Select Setup Time                 | t <sub>ELWL</sub>  | t <sub>CS</sub>  | 0   |     | 0    |     | 0    |     | nS   |
| Write Enable Pulse Width               | t <sub>WLWH</sub>  | t <sub>WP</sub>  | 45  |     | 50   |     | 50   |     | nS   |
| Address Setup Time                     | t <sub>AVWL</sub>  | t <sub>AS</sub>  | 0   |     | 0    |     | 0    |     | nS   |
| Data Setup Time                        | t <sub>DVWH</sub>  | t <sub>DS</sub>  | 45  |     | 50   |     | 50   |     | nS   |
| Data Hold Time                         | t <sub>WHDX</sub>  | t <sub>DH</sub>  | 0   |     | 0    |     | 0    |     | nS   |
| Address Hold Time                      | t <sub>WLAX</sub>  | t <sub>AH</sub>  | 45  |     | 50   |     | 50   |     | nS   |
| Write Enable Pulse Width High          | t <sub>WHWL</sub>  | t <sub>WPH</sub> | 20  |     | 20   |     | 20   |     | nS   |
| Duration of Byte Programming Operation | t <sub>WHWH1</sub> |                  |     | 1   |      | 1   |      | 1   | mS   |
| Sector Erase                           | t <sub>WHWH2</sub> |                  |     | 15  |      | 15  |      | 15  | Sec  |
| Read Recovery Time before Write        | t <sub>GHWL</sub>  |                  | 0   |     | 0    |     | 0    |     | μS   |
| V <sub>CC</sub> Setup Time             | t <sub>VCS</sub>   |                  | 50  |     | 50   |     | 50   |     | μS   |
| Chip Programming Time                  |                    |                  |     | 100 |      | 100 |      | 100 | Sec  |
| Output Enable Hold Time (1)            |                    | t <sub>OE</sub>  | 10  |     | 10   |     | 10   |     | nS   |
| Chip Erase Time                        |                    |                  |     | 480 |      | 480 |      | 480 | Sec  |
| RESET Pulse Width (2)                  |                    | t <sub>RP</sub>  | 500 |     | 500  |     | 500  |     | nS   |

1. For Toggle and Data Polling.

2. RESET internally tied to V<sub>CC</sub> for the default pin configuration in the HIP package.**AC CHARACTERISTICS – READ-ONLY OPERATIONS**(V<sub>CC</sub> = 5.0V, T<sub>A</sub> = -55°C to +125°C)

| Parameter                                                                                               | Symbol            |                    | -90 |     | -120 |     | -150 |     | Unit |
|---------------------------------------------------------------------------------------------------------|-------------------|--------------------|-----|-----|------|-----|------|-----|------|
|                                                                                                         |                   |                    | Min | Max | Min  | Max | Min  | Max |      |
| Read Cycle Time                                                                                         | t <sub>AVAV</sub> | t <sub>RC</sub>    | 90  |     | 120  |     | 150  |     | nS   |
| Address Access Time                                                                                     | t <sub>AVQV</sub> | t <sub>ACC</sub>   |     | 90  |      | 120 |      | 150 | nS   |
| Chip Select Access Time                                                                                 | t <sub>ELQV</sub> | t <sub>CE</sub>    |     | 90  |      | 120 |      | 150 | nS   |
| Output Enable to Output Valid                                                                           | t <sub>GLQV</sub> | t <sub>OE</sub>    |     | 40  |      | 50  |      | 55  | nS   |
| Chip Select High to Output High Z (1)                                                                   | t <sub>EHQZ</sub> | t <sub>DF</sub>    |     | 20  |      | 30  |      | 35  | nS   |
| Output Enable High to Output High Z (1)                                                                 | t <sub>GHQZ</sub> | t <sub>DF</sub>    |     | 20  |      | 30  |      | 35  | nS   |
| Output Hold from Addresses, $\overline{\text{CS}}$ or $\overline{\text{OE}}$ Change, whichever is First | t <sub>AXQX</sub> | t <sub>OH</sub>    | 0   |     | 0    |     | 0    |     | nS   |
| RST Low to Read Mode (1,2)                                                                              |                   | t <sub>Ready</sub> |     | 20  |      | 20  |      | 20  | μS   |


1. Guaranteed by design, not tested.

2. RESET internally tied to V<sub>CC</sub> for the default pin configuration in the HIP package.

AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS,  $\overline{CS}$  CONTROLLED(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -55°C to +125°C)

| Parameter                              | Symbol             |                  | -90 |     | -120 |     | -150 |     | Unit |
|----------------------------------------|--------------------|------------------|-----|-----|------|-----|------|-----|------|
|                                        |                    |                  | Min | Max | Min  | Max | Min  | Max |      |
| Write Cycle Time                       | t <sub>AVAV</sub>  | t <sub>WC</sub>  | 90  |     | 120  |     | 150  |     | nS   |
| Write Enable Setup Time                | t <sub>WLLE</sub>  | t <sub>WS</sub>  | 0   |     | 0    |     | 0    |     | nS   |
| Chip Select Pulse Width                | t <sub>LEH</sub>   | t <sub>CP</sub>  | 45  |     | 50   |     | 50   |     | nS   |
| Address Setup Time                     | t <sub>AVEL</sub>  | t <sub>AS</sub>  | 0   |     | 0    |     | 0    |     | nS   |
| Data Setup Time                        | t <sub>DVEH</sub>  | t <sub>DS</sub>  | 45  |     | 50   |     | 50   |     | nS   |
| Data Hold Time                         | t <sub>EHDX</sub>  | t <sub>DH</sub>  | 0   |     | 0    |     | 0    |     | nS   |
| Address Hold Time                      | t <sub>ELAX</sub>  | t <sub>AH</sub>  | 45  |     | 50   |     | 50   |     | nS   |
| Chip Select Pulse Width High           | t <sub>EH</sub>    | t <sub>CPH</sub> | 20  |     | 20   |     | 20   |     | nS   |
| Duration of Byte Programming Operation | t <sub>WHWH1</sub> |                  |     | 1   |      | 1   |      | 1   | mS   |
| Sector Erase Time                      | t <sub>WHWH2</sub> |                  |     | 15  |      | 15  |      | 15  | Sec  |
| Read Recovery Time                     | t <sub>GHEL</sub>  |                  | 0   |     | 0    |     | 0    |     | μS   |
| Chip Programming Time                  |                    |                  |     | 100 |      | 100 |      | 100 | Sec  |
| Chip Erase Time                        |                    |                  |     | 480 |      | 480 |      | 480 | Sec  |
| Output Enable Hold Time (1)            |                    | t <sub>OEH</sub> | 10  |     | 10   |     | 10   |     | nS   |

1. For Toggle and Data Polling.


FIG. 4  
AC TEST CIRCUIT

## AC TEST CONDITIONS

| Parameter                        | Typ                                        | Unit |
|----------------------------------|--------------------------------------------|------|
| Input Pulse Levels               | V <sub>IL</sub> = 0, V <sub>IH</sub> = 3.0 | V    |
| Input Rise and Fall              | 5                                          | nS   |
| Input and Output Reference Level | 1.5                                        | V    |
| Output Timing Reference Level    | 1.5                                        | V    |


## NOTES:

V<sub>Z</sub> is programmable from -2V to +7V.  
I<sub>OL</sub> & I<sub>OIH</sub> programmable from 0 to 16mA.  
Tester Impedance Z<sub>0</sub> = 75 Ω.  
V<sub>Z</sub> is typically the midpoint of V<sub>OH</sub> and V<sub>OL</sub>.  
I<sub>OL</sub> & I<sub>OIH</sub> are adjusted to simulate a typical resistive load circuit.  
ATE tester includes jig capacitance.

FIG. 5  
RESET TIMING DIAGRAM




**FIG. 6**  
**AC WAVEFORMS FOR READ OPERATIONS**







**FIG. 8**  
**AC WAVEFORMS CHIP/SECTOR**  
**ERASE OPERATIONS**




**NOTE:**

1 SA is the sector address for Sector Erase




**FIG. 9**  
**AC WAVEFORMS FOR DATA POLLING**  
**DURING EMBEDDED ALGORITHM OPERATIONS**






**FIG. 10**  
**ALTERNATE  $\overline{CS}$  CONTROLLED**  
**PROGRAMMING OPERATION TIMINGS**






**NOTES:**

- 1 PA represents the address of the memory location to be programmed.
- 2 PD represents the data to be programmed at byte address.
- 3  $\overline{D7}$  is the output of the complement of the data written to each chip.
- 4 Dout is the output of the data written to the device.
- 5 Figure indicates the last two bus cycles of a four bus cycle sequence.

**FIG. 11 ALTERNATE PIN CONFIGURATION FOR WF2M32I-XHX5****PIN DESCRIPTION**


|         |                     |
|---------|---------------------|
| I/O0-31 | Data Inputs/Outputs |
| A0-20   | Address Inputs      |
| WE      | Write Enable        |
| CS1-4   | Chip Selects        |
| OE      | Output Enable       |
| Vcc     | Power Supply        |
| GND     | Ground              |
| RESET   | Reset               |

**BLOCK DIAGRAM****FIG. 12 ALTERNATE PIN CONFIGURATION FOR WF2M32U-XG2X5****TOP VIEW**

The White 68 lead G2 CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2 has the TCE and lead inspection advantage of the CQFP form.

**PIN DESCRIPTION**

|         |                     |
|---------|---------------------|
| I/O0-31 | Data Inputs/Outputs |
| A0-20   | Address Inputs      |
| WE      | Write Enable        |
| CS      | Chip Select         |
| OE      | Output Enable       |
| Vcc     | Power Supply        |
| GND     | Ground              |
| RESET   | Reset               |

**BLOCK DIAGRAM**



## ORDERING INFORMATION

W F 2M32 X - XXX X X 5

**V<sub>PP</sub> PROGRAMMING VOLTAGE**

5 = 5 V

**DEVICE GRADE:**

M = Military Screened -55°C to +125°C

I = Industrial -40°C to +85°C

C = Commercial 0 to +70°C

**PACKAGE TYPE:**

H = Ceramic Hex In line Package, HiP (Package 401)

G4T = 40mm Low Profile CQFP (Package 502)

G2 = 22.4mm Ceramic Quad Flat Pack, CQFP (Package 500)

**ACCESS TIME in nS****IMPROVEMENT MARK****• For HiP Package**

Blank = 4CS and 4WE

I = 4CS and 1WE, RESET

**• For G2 Package**

Blank = 4CS and 4WE

U = 1CS and 1WE

**ORGANIZATION, 2M x 32**

User configurable as 4M x 16 or 8M x 8

(Except WF2M32U-XG2X which is 32 bit wide only.)

**Flash PROM****WHITE MICROELECTRONICS**