

MOS INTEGRATED CIRCUIT μ PD444010L-X

4M-BIT CMOS STATIC RAM 512K-WORD BY 8-BIT EXTENDED TEMPERATURE OPERATION

Description

The μ PD444010L-X is a high speed, low power, 4,194,304 bits (524,288 words by 8 bits) CMOS static RAM.

The μ PD444010L-X has two chip enable pins (/CE1, CE2) to extend the capacity.

The μ PD444010L-X is packed in 48-pin plastic TSOP (I).

Features

• 524,288 words by 8 bits organization

• Fast access time: 70, 85, 100, 120, 150 ns (MAX.)

• Low voltage operation

(B version : Vcc = 2.7 to 3.6 V, C version : Vcc = 2.2 to 3.6 V, D version : Vcc = 1.8 to 3.6 V)

Operating ambient temperature: T_A = −25 to +85 °C

• Output Enable input for easy application

• Two Chip Enable inputs: /CE1, CE2

Part number	Access time	Operating supply	Operating ambient			
	ns (MAX.)	voltage	temperature	At operating	At standby	At data retention
		V	°C	mA (MAX.)	μ Α (MAX.)	μ Α (MAX.)
μPD444010L-BxxX	70, 85	2.7 to 3.6	-25 to +85	40	7	7
μPD444010L-CxxX	100, 120	2.2 to 3.6				
μPD444010L-DxxX	120, 150	1.8 to 3.6				

The information in this document is subject to change without notice.

Ordering Information


Part number	Package	Access time ns (MAX.)	Operating supply voltage	Operating temperature °C	Remark
μPD444010LGY-B70X-MJH	48-pin Plastic TSOP (I) (12×18 mm) (Normal bent)	70	2.7 to 3.6	-25 to +85	B version
μPD444010LGY-B70X-MKH	48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent)				
μPD444010LGY-B85X-MJH	48-pin Plastic TSOP (I) (12×18 mm) (Normal bent)	85			
μPD444010LGY-B85X-MKH	48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent)				
μPD444010LGY-C10X-MJH	48-pin Plastic TSOP (I) (12×18 mm) (Normal bent)	100	2.2 to 3.6		C version
μPD444010LGY-C10X-MKH	48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent)				
μPD444010LGY-C12X-MJH	48-pin Plastic TSOP (I) (12×18 mm) (Normal bent)	120			
μPD444010LGY-C12X-MKH	48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent)				
μPD444010LGY-D12X-MJH	48-pin Plastic TSOP (I) (12×18 mm) (Normal bent)	120	1.8 to 3.6		D version
μPD444010LGY-D12X-MKH	48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent)				
μPD444010LGY-D15X-MJH	48-pin Plastic TSOP (I) (12×18 mm) (Normal bent)	150			
μPD444010LGY-D15X-MKH	48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent)				

Pin Configuration (Marking Side)

/xxx indicates active low signal.

48-pin Plastic TSOP (I) (12x18 mm) (Normal Bent) $[\ \mu \text{PD444010LGY-BxxX-MJH} \]$ $[\ \mu \text{PD444010LGY-CxxX-MJH} \]$

[μPD444010LGY-DxxX-MJH]



A0 - A18 : Address inputs

I/O1 - I/O8 : Data inputs / outputs

/CE1, CE2 : Chip Enable 1, 2

/WE : Write Enable

/OE : Output Enable

Vcc : Power supply

GND : Ground


NC : No Connection
IC Note : Internal Connection

Note Leave this pin unconnected or connect to GND.

Preliminary Data Sheet

48-pin Plastic TSOP (I) (12×18 mm) (Reverse Bent)

[μ PD444010LGY-BxxX-MKH] [μ PD444010LGY-CxxX-MKH] [μ PD444010LGY-DxxX-MKH]



: Address inputs A0 - A18 I/O1 - I/O8 : Data inputs / outputs /CE1, CE2 : Chip Enable 1, 2 /WE Write Enable /OE : Output Enable Vcc : Power supply **GND** Ground NC : No Connection


NC : No Connection
IC Note : Internal Connection

Note Leave this pin unconnected or connect to GND.

Preliminary Data Sheet



Block Diagram



Truth Table

/CE1	CE2	/OE	/WE	Mode	I/O	Supply current
Н	×	×	×	Not selected	High impedance	Isa
×	L	×	×			
L	Н	Н	Н	Output disable		ICCA
L	Н	L	Н	Read	D оит	
L	Н	×	L	Write	Din	

Remark ×: Don't care

Electrical Specifications (Preliminary)

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	Vcc		-0.5 Note to +4.0	V
Input / Output voltage	VT		-0.5 Note to Vcc+0.4 (4.0 V MAX.)	٧
Operating ambient temperature	TA		-25 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Note -3.0 V (MIN.) (Pulse width: 30 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	μPD4440	μPD444010L-BxxX		10L-CxxX	μPD4440	10L-DxxX	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Supply voltage	Vcc		2.7	3.6	2.2	3.6	1.8	3.6	V
High level input voltage	VIH	2.7 V ≤ Vcc ≤ 3.6 V	2.4	Vcc+0.4	2.4	Vcc+0.4	2.4	Vcc+0.4	V
		2.2 V ≤ Vcc < 2.7 V	_	-	2.0	Vcc+0.3	2.0	Vcc+0.3	
		1.8 V ≤ Vcc < 2.2 V	_	-	-	-	1.6	Vcc+0.2	
Low level input voltage	VIL		-0.3 Note	+0.5	-0.3 Note	+0.3	-0.3 Note	+0.2	V
Operating ambient temperature	TA		-25	+85	-25	+85	-25	+85	°C

Note -1.5 V (MIN.) (Pulse width: 30 ns)

Capacitance (T_A = 25 °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	VIN = 0 V			8	pF
Input / Output capacitance	C _{I/O}	V1/0 = 0 V			10	pF

Remarks 1. Vin: Input voltage

2. These parameters are periodically sampled and not 100% tested.

Preliminary Data Sheet



DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

Parameter	Symbol	Test condition	n	Vo	cc ≥ 2. 7	7 V	Vo	c ≥ 2. 2	2 V	Vo	cc ≥ 1.8	3 V	Unit
				μPD4	44010L	-BxxX	μPD444010L-CxxX			μPD4	44010L	-DxxX	
				MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input leakage	lμ	V _{IN} = 0 V to V _{CC}		-1.0		+1.0	-1.0		+1.0	-1.0		+1.0	μΑ
current													
I/O leakage	ILO	$V_{I/O} = 0 V \text{ to } V_{CC}, /CE1 = 0$	= ViH or	-1.0		+1.0	-1.0		+1.0	-1.0		+1.0	μΑ
current		CE2 = VIL or /WE = VIL	or /OE = VIH										
Operating	ICCA1	/CE1 = VIL, CE2 = VIH,			-	40		-	40		-	40	mA
supply current		Minimum cycle time,	Vcc ≤ 2.7 V		-	_		_	38		_	38	
		I ₁ /O = 0 mA	Vcc ≤ 2.2 V		-	_		-	_		-	35	
	ICCA2	/CE1 = VIL, CE2 = VIH,				10			10			10	
		$I_{VO} = 0 \text{ mA}$	Vcc ≤ 2.7 V			_			8			8	
			Vcc ≤ 2.2 V			_			_			6	
	Іссаз	/CE1 ≤ 0.2 V, CE2 ≥ Vc	c – 0.2 V,			8			8			8	
		Cycle = 1 MHz, I _{1/0} = 0 I	mA,										
		$V_{IL} \leq 0.2 V$,	Vcc ≤ 2.7 V			_			6			6	
		$V_{IH} \ge V_{CC} - 0.2 V$	Vcc ≤ 2.2 V			_			_			6	
Standby	Isa	/CE1 = VIH or CE2 = VIL	,			0.6			0.6			0.6	mA
supply current	I _{SB1}	$/CE1 \ge Vcc - 0.2 V$,			0.5	7		0.5	7		0.5	7	μΑ
		$\text{CE2} \geq \text{Vcc} - 0.2 \text{ V}$	Vcc ≤ 2.7 V		-	_		0.4	6		0.4	6	
			Vcc ≤ 2.2 V		-	_		-	_		0.3	5	
	I _{SB2}	CE2 ≤ 0.2 V			0.5	7		0.5	7		0.5	7	
			Vcc ≤ 2.7 V		-	_		0.4	6		0.4	6	
			Vcc ≤ 2.2 V		-	_		-	_		0.3	5	
High level	Vон	lон = −0.5 mA		2.4			2.4			2.4			٧
output voltage			Vcc ≤ 2.7 V	_			1.8			1.8			
			Vcc ≤ 2.2 V	_			-			1.5			
Low level	Vol	IoL = 1.0 mA				0.4			0.4			0.4	V
output voltage													

Remarks 1. VIN: Input voltage


2. These DC characteristics are in common regardless of package types and access time.

AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)


AC Test Conditions

[μ PD444010L-B70X, μ PD444010L-B85X]

Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Waveform




Output Load


1TTL + 50 pF

[μ PD444010L-C10X, μ PD444010L-C12X]

Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Waveform




Output Load


1TTL + 30 pF

[μ PD444010L-D12X, μ PD444010L-D15X]

Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Waveform



Output Load

1TTL + 30 pF



Read Cycle


Parameter	Symbol		Vcc ≥	2.7 V			Vcc ≥ 2.2 V			Vcc ≥ 1.8 V				Unit	Condition
		μPD44	14010L	μPD44	14010L	μPD44	14010L	μPD44	14010L	μPD44	14010L	μPD44	14010L		
		-B7	-B70X -B85X		-C1	-C10X -C12X		-D12X		-D15X					
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	70		85		100		120		120		150		ns	
Address access time	t AA		70		85		100		120		120		150	ns	Note 1
/CE1 access time	t co1		70		85		100		120		120		150	ns	
CE2 access time	tc02		70		85		100		120		120		150	ns	
/OE to output valid	toe		35		40		50		60		60		70	ns	
Output hold from address change	tон	10		10		10		10		10		10		ns	
/CE1 to output in low impedance	t _{LZ1}	10		10		10		10		10		10		ns	Note 2
CE2 to output in low impedance	tLZ2	10		10		10		10		10		10		ns	
/OE to output in low impedance	toLz	5		5		5		5		5		5		ns	
/CE1 to output in high impedance	t _{HZ1}		25		30		35		40		40		50	ns	
CE2 to output in high impedance	t _{HZ2}		25		30		35		40		40		50	ns	
/OE to output in high impedance	tонz		25		30		35		40		40		50	ns	

Notes 1. The output load is 1TTL + 50 pF (μ PD444010L-BxxX) or 1TTL + 30 pF (μ PD444010L-CxxX, -DxxX).

2. The output load is 1TTL + 5 pF.

Remark These AC characteristics are in common regardless of package types.

Read Cycle Timing Chart



Remark In read cycle, /WE should be fixed to high level.

Write Cycle


Parameter	Symbol	Vcc ≥ 2.7 V				Vcc ≥	2.2 V		Vcc ≥ 1.8 V				Unit	Condition	
		μPD44	14010L	μPD44	14010L	μPD44	14010L	μPD44	14010L	μPD44	4010L	μPD44	14010L		
		-B7	-B70X -B85X		-C1	-C10X -C12X		-D12X		-D15X					
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	70		85		100		120		120		150		ns	
/CE1 to end of write	tcw1	55		70		80		100		100		120		ns	
CE2 to end of write	tcw2	55		70		80		100		100		120		ns	
Address valid to end of write	taw	55		70		80		100		100		120		ns	
Address setup time	t AS	0		0		0		0		0		0		ns	
Write pulse width	twp	50		55		60		85		85		100		ns	
Write recovery time	twr	0		0		0		0		0		0		ns	
Data valid to end of write	tow	30		35		40		60		60		80		ns	
Data hold time	tон	0		0		0		0		0		0		ns	
/WE to output in high impedance	twnz		25		30		35		40		40		50	ns	Note
Output active from end of write	tow	5		5		5		5		5		5		ns	

Note The output load is 1TTL + 5 pF.

Remark These AC characteristics are in common regardless of package types.




Write Cycle Timing Chart 1 (/WE Controlled)



- Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.
 - 2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.
- Remarks 1. Write operation is done during the overlap time of a low level /CE1, /WE and a high level CE2.
 - 2. If /CE1 changes to low level at the same time or after the change of /WE to low level, or if CE2 changes to high level at the same time or after the change of /WE to low level, the I/O pins will remain high impedance state.
 - 3. When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level, read operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance.

Write Cycle Timing Chart 2 (/CE1 Controlled)




Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.

2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remark Write operation is done during the overlap time of a low level /CE1, /WE and a high level CE2.



Write Cycle Timing Chart 3 (CE2 Controlled)



- Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.
 - 2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remark Write operation is done during the overlap time of a low level /CE1, /WE and a high level CE2.

Low Vcc Data Retention Characteristics (T_A = -25 to +85 °C)


Parameter	Symbol	Test Condition	Vo	Vcc ≥ 2.7 V		Vo	c ≥ 2.2	2 V	Vo	c ≥ 1.8	8 V	Unit
			μΡΙ	μPD444010L		μΡΙ	D4440	10L	μPI			
				-B××X		-C××X			-D××X			
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Data retention supply voltage	Vccdr1	$/CE1 \ge Vcc - 0.2 \text{ V},$ $CE2 \ge Vcc - 0.2 \text{ V}$	2.0		3.6	1.5		3.6	1.5		3.6	٧
	Vccdr2	CE2 ≤ 0.2 V	2.0		3.6	1.5		3.6	1.5		3.6	
Data retention supply current	ICCDR1	$Vcc = 3.0 \text{ V}, /CE1 \ge Vcc - 0.2 \text{ V},$ $CE2 \ge Vcc - 0.2 \text{ V} \text{ or } CE2 \le 0.2 \text{ V}$		0.5	7		0.5	7		0.5	7	μΑ
	Iccdr2	Vcc = 3.0 V, CE2 ≤ 0.2 V		0.5	7		0.5	7		0.5	7	
Chip deselection to data retention mode	tcdr		0			0			0			ns
Operation recovery time	t _R		t _{RC} Note			t _{RC} Note			t _{RC} Note			ns

Note tRC: Read cycle time



Data Retention Timing Chart


(1) /CE1 Controlled



Note B version : 2.7 V, C version : 2.2 V, D version : 1.8 V

Remark On the data retention mode by controlling /CE1, the input level of CE2 must be CE2 \geq Vcc - 0.2 V or CE2 \leq 0.2 V. The other pins (Address, I/O, /WE, /OE) can be in high impedance state.

(2) CE2 Controlled




Note B version: 2.7 V, C version: 2.2 V, D version: 1.8 V

Remark The other pins (/CE1, Address, I/O, /WE, /OE) can be in high impedance state.


Package Drawings


48 PIN PLASTIC TSOP (I) (12×18)





- 1. Controlling dimension Millimeter.
- 2. Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.
- 3. "A" excludes mold flash. (Includes mold flash : 12.4 mm MAX. < 0.489 inch MAX.>)







ITEM	MILLIMETERS	INCHES
Α	12.0±0.1	$0.472^{+0.005}_{-0.004}$
В	0.45 MAX.	0.018 MAX.
С	0.5 (T.P.)	0.020 (T.P.)
D	0.22±0.05	$0.009^{+0.002}_{-0.003}$
Е	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	1.0±0.05	$0.039^{+0.003}_{-0.002}$
1	16.4±0.1	$0.646^{+0.004}_{-0.005}$
J	0.8±0.2	0.031+0.009
К	0.145±0.05	$0.006^{+0.002}_{-0.003}$
L	0.5	0.020
М	0.10	0.004
N	0.10	0.004
Р	18.0±0.2	$0.709^{+0.008}_{-0.009}$
Q	3°+5° -3°	3°+5° -3°
R	0.25	0.010
S	0.60±0.15	$0.024^{+0.006}_{-0.007}$
	·	0 40 0 14 0 14 11 14

S48GY-50-MJH1


48 PIN PLASTIC TSOP (I) (12×18)








- 1. Controlling dimension Millimeter.
- 2. Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.
- 3. "A" excludes mold flash. (Includes mold flash : 12.4 mm MAX. <0.489 inch MAX.>)





ITEM	MILLIMETERS	INCHES
Α	12.0±0.1	$0.472^{+0.005}_{-0.004}$
В	0.45 MAX.	0.018 MAX.
С	0.5 (T.P.)	0.020 (T.P.)
D	0.22±0.05	$0.009^{+0.002}_{-0.003}$
E	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	1.0±0.05	$0.039^{+0.003}_{-0.002}$
1	16.4±0.1	$0.646^{+0.004}_{-0.005}$
J	0.8±0.2	0.031+0.009
K	0.145±0.05	$0.006^{+0.002}_{-0.003}$
L	0.5	0.020
М	0.10	0.004
N	0.10	0.004
Р	18.0±0.2	$0.709^{+0.008}_{-0.009}$
Q	3°+5°	3°+5° -3°
R	0.25	0.010
S	0.60±0.15	$0.024^{+0.006}_{-0.007}$

S48GY-50-MKH1

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD444010L-X.

Type of Surface Mount Device

 μ PD444010LGY-BxxX-MJH: 48-pin Plastic TSOP (I) (12×18 mm) (Normal bent) μ PD444010LGY-BxxX-MKH: 48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent) μ PD444010LGY-CxxX-MJH: 48-pin Plastic TSOP (I) (12×18 mm) (Normal bent) μ PD444010LGY-CxxX-MKH: 48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent) μ PD444010LGY-DxxX-MJH: 48-pin Plastic TSOP (I) (12×18 mm) (Normal bent) μ PD444010LGY-DxxX-MKH: 48-pin Plastic TSOP (I) (12×18 mm) (Reverse bent)

NOTES FOR CMOS DEVICES -

1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed imme-diately after power-on for devices having reset function.



[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

M4 96.5