

DUAL J-K FLIP-FLOP



MTTL III MC3100/3000 series

**MC3162F • MC3062F
MC3162L • MC3062L,P**

This dual JK flip-flop triggers on the negative edge of the clock. Each flip-flop is provided with a separate direct SET input. These direct inputs provide a means of presetting the flip-flop to initial conditions or other asynchronous operations.


Data may be applied to or changed at, the clocked inputs at any time during the clock cycle, except during the time interval between

the Set up and Hold times. The inputs are inhibited when the clock is low and enabled when the clock rises. The input steering network continuously responds to input information when the clock is high. The data state at the inputs throughout the interval between Set up and Hold time is stored in the flip-flop when the clock falls. Each flip-flop may be set at anytime without regard to the clock state by applying a low level to the SET input.



ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one flip-flop. The other flip-flop is tested in the same manner.



The diagram shows two logic symbols for the MC31 integrated circuit. Each symbol is a rectangle with a small triangle at the top left corner. The first symbol has three inputs labeled J, K, and T, and four outputs labeled A, B, C, and D. The second symbol has three inputs labeled J, K, and T, and four outputs labeled A, B, C, and D. The outputs A and B are grouped together on the left, and outputs C and D are grouped together on the right.

FEDERAL BUREAU OF INVESTIGATION

OPERATING CHARACTERISTICS


The data must be present 12 ns prior to the fall of the clock and remain until 0 ns after the clock falls.

The flip-flop is set to the Q = 1 state by applying a low level to the SET input. The direct SET inputs may be used at any time without regard to the clock state. If these inputs are not used they should be returned to a voltage between 2.0 and 5.5 Vdc.

Negative edge triggering - The input state during the time interval between the Setup and Hold times is stored in the flip-flop when the clock goes low.

Unused clocked inputs should be tied to the clock, to the internally connected output, or to a voltage between 2.0 and 5.5 Vdc.


MAXIMUM CLOCK FREQUENCY TEST CIRCUIT



^{*}The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance can constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

$C_T = 26 \text{ pF} = \text{total parasitic capacitance, which includes probe, wiring and load capacitances.}$

VOLTAGE WAVEFORMS AND DEFINITIONS




Specifications

AC Electrical Characteristics

AC ELECTRICAL CHARACTERISTICS

The timing waveforms in the AC Electrical Characteristics are tested with a V_{IL} maximum of 0.5 V and a V_{IH} minimum of 2.4 V for all pins, except EXTAL, RESET, MODA, MODB, and MODC. These pins are tested using the input levels set forth in the DC Electrical Characteristics. AC timing specifications that are referenced to a device input signal are measured in production with respect to the 50% point of the respective input signal's transition. DSP56002 output levels are measured with the production test machine V_{OL} and V_{OH} reference levels set at 0.8 V and 2.0 V, respectively.



Note: The midpoint is $V_{IL} + (V_{IH} - V_{IL})/2$.

AA0179

Figure 2-1 Signal Measurement Reference