



Integrated Device Technology, Inc.

# 1M x 32 CMOS STATIC RAM MODULE

**PRELIMINARY  
IDT7MP4104**

## FEATURES:

- High density 4 megabyte static RAM module
- Low profile 80 pin ZIP (Zig-zag In-line vertical Package) or 80 pin SIMM (Single In-line Memory Module)
- Fast access time: 20ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible

## PIN CONFIGURATION<sup>(1)</sup>

PD <sub>0</sub>	2	1	GND	PD <sub>0</sub> - NC
PD <sub>2</sub>	4	3	PD <sub>1</sub>	PD <sub>1</sub> - GND
I/O <sub>0</sub>	6	5	I/O <sub>4</sub>	PD <sub>2</sub> - NC
I/O <sub>1</sub>	8	7	V <sub>CC</sub>	
I/O <sub>2</sub>	10	9	I/O <sub>5</sub>	
I/O <sub>3</sub>	12	11	I/O <sub>6</sub>	
GND	14	13	I/O <sub>7</sub>	
A <sub>5</sub>	16	15	A <sub>0</sub>	
A <sub>6</sub>	18	17	A <sub>1</sub>	
A <sub>7</sub>	20	19	A <sub>2</sub>	
A <sub>8</sub>	22	21	A <sub>3</sub>	
A <sub>9</sub>	24	23	V <sub>CC</sub>	
A <sub>10</sub>	26	25	A <sub>4</sub>	
I/O <sub>8</sub>	28	27	GND	
I/O <sub>9</sub>	30	29	I/O <sub>12</sub>	
I/O <sub>10</sub>	32	31	I/O <sub>13</sub>	
I/O <sub>11</sub>	34	33	I/O <sub>14</sub>	
WE <sub>0</sub>	36	35	I/O <sub>15</sub>	
OE <sub>0</sub>	38	37	WE <sub>1</sub>	
CS	40	39	V <sub>CC</sub>	
NC	42	41	GND	
WE <sub>2</sub>	44	43	OE <sub>1</sub>	
I/O <sub>16</sub>	46	45	WE <sub>3</sub>	
I/O <sub>17</sub>	48	47	I/O <sub>20</sub>	
I/O <sub>18</sub>	50	49	I/O <sub>21</sub>	
I/O <sub>19</sub>	52	51	I/O <sub>22</sub>	
GND	54	53	I/O <sub>23</sub>	
A <sub>17</sub>	56	55	A <sub>11</sub>	
A <sub>18</sub>	58	57	A <sub>12</sub>	
A <sub>19</sub>	60	59	A <sub>13</sub>	
NC	62	61	A <sub>14</sub>	
NC	64	63	V <sub>CC</sub>	
NC	66	65	A <sub>15</sub>	
NC	68	67	GND	
NC	69	68	A <sub>16</sub>	
NC	70	71	I/O <sub>28</sub>	
I/O <sub>24</sub>	72	73	V <sub>CC</sub>	
I/O <sub>25</sub>	74	75	I/O <sub>29</sub>	
I/O <sub>26</sub>	76	77	I/O <sub>30</sub>	
I/O <sub>27</sub>	78	77	I/O <sub>30</sub>	
GND	80	79	I/O <sub>31</sub>	

ZIP, SIMM  
TOP VIEW

2769 drw 01

## NOTE:

1. Pins 2, 3 and 4 (PD<sub>0</sub>, PD<sub>1</sub> and PD<sub>2</sub>) are read by the user to determine the density of the module. If PD<sub>0</sub> reads NC, PD<sub>1</sub> reads GND and PD<sub>2</sub> reads NC, then the module has a 1M depth.

## DESCRIPTION:


The IDT7MP4104 is a 1M x 32 static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 1M x 4 static RAMs in plastic packages. Availability of four write enable lines (one for each group of two RAMs) provides byte access. The IDT7MP4104 is available with access time as fast as 20ns with minimal power consumption.

The IDT7MP4104 is packaged in a 80 pin FR-4 ZIP (Zig-zag In-line vertical Package) or a 80 pin SIMM (Single In-line Memory Module). The ZIP configuration allows 80 pins to be placed on a package 4.45 inches long and 0.35 inches wide. At only 0.60 inches high, this low profile package is ideal for systems with minimum board spacing while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4104 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Three identification pins (PD<sub>0</sub>, PD<sub>1</sub> and PD<sub>2</sub>) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PD<sub>0</sub>, PD<sub>1</sub> and PD<sub>2</sub> to determine a 1M depth.

## FUNCTIONAL BLOCK DIAGRAM



2769 drw 02

## PIN NAMES

I/O <sub>0-31</sub>	Data Inputs/Outputs
A <sub>0-19</sub>	Addresses
CS	Chip Select
WE <sub>0-WE3</sub>	Write Enables
OE <sub>0</sub>	Output Enable for Lower Word
OE <sub>1</sub>	Output Enable for Upper Word
PD <sub>0</sub> -PD <sub>2</sub>	Depth Identification
V <sub>CC</sub>	Power
GND	Ground
NC	No Connect

2769 tbl 01

COMMERCIAL TEMPERATURE RANGE

APRIL 1992

**CAPACITANCE** (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN(D)</sub>	Input Capacitance (Data)	V <sub>(IN)</sub> = 0V	15	pF
C <sub>IN1</sub>	Input Capacitance (Address, CS)	V <sub>(IN)</sub> = 0V	60	pF
C <sub>IN2</sub>	Input Capacitance ( $\overline{WE}$ )	V <sub>(IN)</sub> = 0V	15	pF
C <sub>IN3</sub>	Input Capacitance ( $\overline{OE}$ )	V <sub>(IN)</sub> = 0V	30	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>(OUT)</sub> = 0V	15	pF

**NOTE:** 2769 tbi 02  
1. This parameter is guaranteed by design but not tested.

**RECOMMENDED DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:** 2769 tbi 03  
1. V<sub>IL</sub> (min) = -1.5V for pulse width less than 10ns.

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	V <sub>CC</sub>
Commercial	0°C to +70°C	0V	5.0V ± 10%

2769 tbi 04

**DC ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub> = 5.0V ± 10%, T<sub>A</sub> = 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
I <sub>LI</sub>	Input Leakage (Address and Control)	V <sub>CC</sub> = Max.; V <sub>IN</sub> = GND to V <sub>CC</sub>	—	80	μA
I <sub>LD</sub>	Input Leakage (Data)	V <sub>CC</sub> = Max.; V <sub>IN</sub> = GND to V <sub>CC</sub>	—	10	μA
I <sub>LO</sub>	Output Leakage	V <sub>CC</sub> = Max.; $\overline{CS}$ = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>	—	10	μA
V <sub>OL</sub>	Output Low	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8mA	—	0.4	V
V <sub>OH</sub>	Output High	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4mA	2.4	—	V

2769 tbi 07

7


Symbol	Parameter	Test Conditions	7MP4104 Max.	Unit
I <sub>CC</sub>	Dynamic Operating Current	f = f <sub>MAX</sub> ; $\overline{CS}$ = V <sub>IL</sub> V <sub>CC</sub> = Max.; Output Open	1200	mA
I <sub>SB</sub>	Standby Supply Current	$\overline{CS}$ ≥ V <sub>IH</sub> , V <sub>CC</sub> = Max. Outputs Open, f = f <sub>MAX</sub>	480	mA
I <sub>SB1</sub>	Full Standby Supply Current	$\overline{CS}$ ≥ V <sub>CC</sub> - 0.2V; f = 0 V <sub>IN</sub> > V <sub>CC</sub> - 0.2V or < 0.2V	80	mA

2769 tbi 08

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-4


2769 tbi 00



2769 drw 03


\*Includes scope and jig.

**Figure 1. Output Load**




2769 drw 04

**Figure 2. Output Load**  
(for tOLZ, tOHZ, tCHZ, tCLZ, tWHZ, tOW)



2769 drw 05

**Figure 3. Alternate Output Load**



2769 drw 06

**Figure 4. Alternate Lumped Capacitive Load, Typical Derating**

**AC ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub> = 5V ±10%, T<sub>A</sub> = 0°C to +70°C)


Symbol	Parameter	7MP4104SxxZ, 7MP4104SxxM						Unit
		-20		-25		-35		
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>								
t <sub>RC</sub>	Read Cycle Time	20	—	25	—	35	—	ns
t <sub>AA</sub>	Address Access Time	—	20	—	25	—	35	ns
t <sub>ACS</sub>	Chip Select Access Time	—	20	—	25	—	35	ns
t <sub>CLZ</sub> <sup>(1)</sup>	Chip Select to Output in Low Z	3	—	3	—	3	—	ns
t <sub>OE</sub>	Output Enable to Output Valid	—	12	—	15	—	18	ns
t <sub>OLZ</sub> <sup>(1)</sup>	Output Enable to Output in Low Z	0	—	0	—	0	—	ns
t <sub>CHZ</sub> <sup>(1)</sup>	Chip Deselect to Output in High Z	—	10	—	12	—	18	ns
t <sub>OHZ</sub> <sup>(1)</sup>	Output Disable to Output in High Z	—	10	—	12	—	18	ns
t <sub>OH</sub>	Output Hold from Address Change	3	—	3	—	3	—	ns
t <sub>PU</sub> <sup>(1)</sup>	Chip Select to Power-Up Time	0	—	0	—	0	—	ns
t <sub>PD</sub> <sup>(1)</sup>	Chip Deselect to Power-Down Time	—	20	—	25	—	35	ns
<b>Write Cycle</b>								
t <sub>WC</sub>	Write Cycle Time	20	—	25	—	35	—	ns
t <sub>CW</sub>	Chip Select to End of Write	15	—	20	—	30	—	ns
t <sub>AW</sub>	Address Valid to End of Write	15	—	20	—	30	—	ns
t <sub>AS</sub>	Address Set-up Time	0	—	0	—	0	—	ns
t <sub>WP</sub>	Write Pulse Width	15	—	20	—	30	—	ns
t <sub>WR</sub>	Write Recovery Time	3	—	3	—	3	—	ns
t <sub>WHZ</sub> <sup>(1)</sup>	Write Enable to Output in High Z	—	10	—	15	—	20	ns
t <sub>DW</sub>	Data to Write Time Overlap	12	—	15	—	20	—	ns
t <sub>DH</sub>	Data Hold from Write Time	0	—	0	—	0	—	ns
t <sub>OW</sub> <sup>(1)</sup>	Output Active from End of Write	0	—	0	—	0	—	ns

**NOTE:**

1. This parameter is guaranteed by design, but not tested.


2769 tbl 10

**TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>**




2769 drw 07

**TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>**



2769 drw 08

**TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1,3,4)</sup>**




2769 drw 09

**NOTES:**


1.  $\overline{WE}$  is High for Read Cycle.
2. Device is continuously selected.  $\overline{CS} = V_{IL}$ .
3. Address valid prior to or coincident with  $\overline{CS}$  transition low.
4.  $\overline{OE} = V_{IL}$ .
5. Transition is measured  $\pm 200mV$  from steady state. This parameter is guaranteed by design, but not tested.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED) (1, 2, 3, 7)**



2769 drw 10

**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED) (1, 2, 3, 5)**



2769 drw 11

**NOTES:**

1.  $\overline{WE}$  or  $\overline{CS}$  must be high during all address transitions.
2. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
3.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the  $\overline{CS}$  low transition occurs simultaneously with or after the  $\overline{WE}$  low transition, the outputs remain in a high impedance state.
6. Transition is measured  $\pm 200mV$  from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If  $\overline{OE}$  is low during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of  $t_{WP}$  or ( $t_{WHZ} + t_{OW}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{OW}$ . If  $\overline{OE}$  is high during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{WP}$ .

7

**PACKAGE DIMENSIONS - PLEASE CONSULT FACTORY FOR DETAILS**