



KERSEMI

PD - 95411

IRF9520NPbF

HEXFET® Power MOSFET

- Advanced Process Technology
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- P-Channel
- Fully Avalanche Rated
- Lead-Free



Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.

Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ -10\text{V}$	-6.8	
$I_D @ T_C = 100^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ -10\text{V}$	-4.8	A
I_{DM}	Pulsed Drain Current ①	-27	
$P_D @ T_C = 25^\circ\text{C}$	Power Dissipation	48	W
	Linear Derating Factor	0.32	W/ $^\circ\text{C}$
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy ②	140	mJ
I_{AR}	Avalanche Current ①	-4.0	A
E_{AR}	Repetitive Avalanche Energy ①	4.8	mJ
dv/dt	Peak Diode Recovery dv/dt ③	-5.0	V/ns
T_J	Operating Junction and		
T_{STG}	Storage Temperature Range	-55 to + 175	$^\circ\text{C}$
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 screw	10 lbf-in (1.1N·m)	



Thermal Resistance


	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	3.1	
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	0.50	—	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-Ambient	—	62	




IRF9520NPbF

KERSEMI

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	-100	—	—	V	$V_{GS} = 0\text{V}$, $I_D = -250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	-0.10	—	$\text{V}/^\circ\text{C}$	Reference to 25°C , $I_D = -1\text{mA}$
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.48	Ω	$V_{GS} = -10\text{V}$, $I_D = -4.0\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	-2.0	—	-4.0	V	$V_{DS} = V_{GS}$, $I_D = -250\mu\text{A}$
g_{fs}	Forward Transconductance	1.4	—	—	S	$V_{DS} = -50\text{V}$, $I_D = -4.0\text{A}$
I_{DSS}	Drain-to-Source Leakage Current	—	—	-25	μA	$V_{DS} = -100\text{V}$, $V_{GS} = 0\text{V}$
		—	—	-250		$V_{DS} = -80\text{V}$, $V_{GS} = 0\text{V}$, $T_J = 150^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20\text{V}$
Q_g	Total Gate Charge	—	—	27	nC	$I_D = -4.0\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	5.0		$V_{DS} = -80\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	15		$V_{GS} = -10\text{V}$, See Fig. 6 and 13 ④
$t_{d(on)}$	Turn-On Delay Time	—	14	—	ns	$V_{DD} = -50\text{V}$
t_r	Rise Time	—	47	—		$I_D = -4.0\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	28	—		$R_G = 22\Omega$
t_f	Fall Time	—	31	—		$R_D = 12\Omega$, See Fig. 10 ④
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L_S	Internal Source Inductance	—	7.5	—		
C_{iss}	Input Capacitance	—	350	—	pF	$V_{GS} = 0\text{V}$
C_{oss}	Output Capacitance	—	110	—		$V_{DS} = -25\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	70	—		$f = 1.0\text{MHz}$, See Fig. 5

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	-6.8	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	-27		
V_{SD}	Diode Forward Voltage	—	—	-1.6	V	$T_J = 25^\circ\text{C}$, $I_S = -4.0\text{A}$, $V_{GS} = 0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	100	150	ns	$T_J = 25^\circ\text{C}$, $I_F = -4.0\text{A}$
Q_{rr}	Reverse Recovery Charge	—	420	630	nC	$dI/dt = -100\text{A}/\mu\text{s}$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

Notes:

① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)

③ $I_{SD} \leq -4.0\text{A}$, $di/dt \leq -300\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 175^\circ\text{C}$

② Starting $T_J = 25^\circ\text{C}$, $L = 18\text{ mH}$
 $R_G = 25\Omega$, $I_{AS} = -4.0\text{A}$. (See Figure 12)

④ Pulse width $\leq 300\mu\text{s}$; duty cycle $\leq 2\%$.



KERSEMI

IRF9520NPbF




Fig 1. Typical Output Characteristics,




Fig 2. Typical Output Characteristics,




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature



IRF9520NPbF

KERSEMI




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area



IRF9520NPbF




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms









Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case



IRF9520NPbF







KERSEMI

IRF9520NPbF

Peak Diode Recovery dv/dt Test Circuit



* Reverse Polarity of D.U.T. for P-Channel



*** $V_{GS} = 5.0\text{V}$ for Logic Level and 3V Drive Devices

Fig 14. For P-Channel HEXFETs




IRF9520NPbF

KERSEMI

TO-220AB Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

- 1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
- 2 CONTROLLING DIMENSION : INCH

3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220AB.

4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.

TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010
LOT CODE 1789
ASSEMBLED ON WW 19, 1997
IN THE ASSEMBLY LINE "C"
Note: "P" in assembly line
position indicates "Lead-Free"

