# High Performance Dual Channel Current Mode Controller with ENABLE

# Description


The CS-5611/CS-5621 are high performance, fixed frequency, dual current mode controllers specifically designed for Off-Line and DC to DC converter applications. They offer the designer a cost effective solution with minimal external components. These integrated circuits feature a unique oscillator for precise duty cycle limit and frequency control, a temperature compensated reference, two high gain error amplifiers, two current sensing comparators, and two high current totem pole

outputs ideally suited for driving power MOSFETs. One of the outputs,  $V_{\rm OUT_2}$  is switchable via the ENABLE<sub>2</sub> pin.

Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle-by-cycle current limiting, and a latch for single pulse metering of each output.

The CS-5611 and CS-5621 are pin compatible with the MC34065H.

### Block Diagram




# Features

- er om

Lockout with Hysteresis Choice of 8.4V or 14V Start Up Voltage Threshold

# **Package Options**

### 16L PDIP & SO Wide



CSC CHERRY \*\*
SEMICONDUCTOR

Cherry Semiconductor Corporation 2000 South County Trail Fast Greenwich, Rhode Island 02818-1530 Tel: (401)885-3600 Fax (401)885-5786 email: info@cherry-semi.com

# | Absolute Maximum Ratings | A00mA | Output Current, Source or Sink (Note 1) | A00mA | Output Energy (capacitive load per cycle) | 5.0µJ | Current Sense, Enable and Voltage | -0.3 to +5.5V | Feedback Inputs | Sync Input - High State (Voltage) | 5.5V | - Low State (Reverse Current) | -5.0mA | Error Amp Output Sink Current | 10mA | Power Supply Voltage | 17V | Storage Temperature Range | -65 to +150°C | Operating Junction Temperature | +150°C | Operating Ambient Temperature | CS-5611C & 5621C | 00°C to 70°C | CS-5611E & 5621E | -40°C to 85°C | Lead Temperature DIP (10 sec), SOIC (5 sec) | 260°C | SOIC (20sec) | 215°C | 215°C

Electrical Characteristics:  $(V_{\perp 1}=15V,R_1=8.2k\Omega,C_1=3.3n1)$ , for typical values  $\Gamma_A=25$  C, for min/max values  $\Gamma_A$  is the operating ambient temperature range that applies [Note 2].)

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Reference Section					
Reference Output Voltage, V <sub>REF</sub>	I <sub>OUT</sub> =1.0mA, T <sub>1</sub> =25°C	4.9	5.0	5.1	V
Line Regulation	11V≤V <sub>CC</sub> ≤15V		2.0	20.0	mV
Load Regulation	$1.0 \text{mA} \le l_{\text{OUI}} \le 10 \text{mA}$		3.0	25.0	mV
Total Output Variation over Line, Load and Temperature		4.85		5.15	V
Output Short Circuit Current		30	100		mΑ
Oscillator and PWM Sections					
Total Frequency Variation over Line and Temperature	$11V \leq V_{CC} \leq 15V, T_{low} \leq \Gamma_A \leq T_{high}$	46.5	49,0	51.5	kHz
Frequency Change with Voltage	11V≤V <sub>CC</sub> ≤15V		0.2	1.0	%
Duty Cycle at each Output	Maximum	46.0	49.5	52.0	%
Sync Current	High State $V_{IN}$ =2.4V Low State $V_{IN}$ =0.8V		170 80	250 160	μΑ
Error Amplifiers					
Voltage Feedback Input	V <sub>OUT</sub> 2.5V	2.42	2.50	2.58	V
Input Bias Current	$V_{FB}=5.0V$		-0.1	-1.0	μΑ
Open-Loop Voltage Gain	2.0≤V <sub>OU1</sub> ≤4.0V	65	100		dВ
Unity Gain Bandwidth	T <sub>I</sub> =25°C (Note 5)	0.7	1.0		MH
Power Supply Rejection Ratio	V <sub>CC</sub> =11V to 15V	60	9()		dB
Output Current	Source $V_{OUT}$ =3.0V, $V_{FB}$ =2.3V Sink $V_{OUT}$ =1.2V, $V_{FB}$ =2.7V	-0.45 2.00	-1.00 12.00		mA mA
Output Voltage Swing	High State $R_i = 15k\Omega$ to ground, $V_{1B} = 2.3V$	5.0	6.2		V
	Low State $R_{L^{\infty}}15k\Omega$ to $V_{REE}$ = $V_{FB} \simeq 2.7V$		0.8	1.1	V

	Electrical Characteristics: continued				
PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNI
Current Sense Section				-	
Current Sense Input Voltage Gain	(Notes 3 and 4)	2.75	3.00	3.25	V/V
Maximum Current Sense Input Threshold	(Note 3)	430	480	530	mV
Input Bias Current			-2.0	-20.0	μΑ
Propagation Delay	Current Sense Input to Output (Note 5)		150	300	ns
Output 2 Enable Pin					
Enable Pin Voltage					V
High State	ENABLE <sub>2</sub> enabled	3,5		$V_{Rh1}$	V
Low State	ENABLE <sub>2</sub> disabled	0.0		1.5	V
Low State Input Current	$V_{IL} = 0V$	100	250	400	μA
Drive Outputs					
Output Voltage					
Low State	I <sub>SINK</sub> =20mA		0.3	0.5	V
High Clata	I <sub>SINK</sub> =200mA	12.8	2.4 13.3	3.0	V V
High State	I <sub>SOURCE</sub> =20mA I <sub>SOURCE</sub> =200mA	10.00	13.3		V
Output Voltage with UVLO Activated	(V <sub>CC</sub> =6.0V, I <sub>SINK</sub> =1.0mA)		0.1	1.1	v
Output Voltage Rise Time	(C <sub>L</sub> =1.0nF) Note 5		28	150	ns
Output Voltage Fall Time	(C <sub>L</sub> =1.0nF) Note 5		25	150	ns
Undervoltage Lockout Sectio	n				
Start-Up Threshold	CS-5611	13	14	15	V
	CS-5621	7.88.4	9.0	V	
Minimum Operating Voltage		9.0	10.0	11.0	V
After Turn-On	CS-5621	7.2	7.8	8.4	V
Hysteresis	CS-5611		4.0		V
	CS-5621		0.6		V
Total Device					
Start-Up Current	$V_{CC}$ =12V(CS-5611); $V_{CC}$ =6V (CS-5621)		0.6	1.0	mΑ
Operating Current	Note 2		20	25	mA

Note 1: Maximum package power dissipation limits must be observed.

Note 2: Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible:

T<sub>km</sub> = 0°C; T<sub>high</sub> = (70°C

Note 3: This parameter is measured at latch trip point with  $V_{\rm EB}/\theta V_{\rm c}$ 

Note 4: Comparator gain is defined as:

AV Compensation

AV Current Sense


CS-5611/CS-5621

. Note 5: These parameters are guaranteed by design but not 100% tested in production.


	Pa	ckage Pin Description
PACKAGE PIN #	PIN SYMBOL	FUNCTION
L PDIP & SO Wide		
1	SYNC	A positive going pulse applied to this input will synchronize the oscillator. A DC voltage within the range of 2.4V to 5.5V will inhibit the oscillator.
2	$C_{T}$	Timing capacitor $C_T$ connects pin to ground setting oscillator frequency.
3	$R_{I}$	Resistor $R_1$ connects to ground setting the charge current for $C_1.$ Its value must be between $4.0k\Omega$ and $16k\Omega.$
4	$V_{FB_1}$	The inverting input of error amplifier 1. Normally it is connected to the switching power supply output.
5	COMP <sub>1</sub>	The output of error amplifier 1, for loop compensation.
6	Sense <sub>1</sub>	Output 1 pulse by pulse current limit.
7	$V_{OUT_1}$	Drives the power switch at output 1.
8	Gnd	Logic ground
9	Pwr Gnd	Power ground. Power device return is connected to this pin.
10	$V_{OUT_2}$	Drives the power switch at output 2.
11	Sense <sub>2</sub>	Output 2 pulse by pulse current limit.
12	COMP <sub>2</sub>	Output of error amplifier 2, for loop compensation.
13	$V_{\mathrm{PB}_2}$	Inverting input of error amplifier 2. Normally it is connected to the switching power supply output.
14	ENABLE <sub>2</sub>	Output 2 disable. A logic low at this pin disables V <sub>OUT2</sub> .
15	$V_{REF}$	5.0V reference output. It can source current in excess of 30mA.
16	V <sub>CC</sub>	The positive supply of the IC. The minimum operating voltage range after start-up is 9V for the CS-5611 and 7.2V to 8.4V for the CS-5621.

# **Typical Performance Characteristics**


# Timing Resistor vs. Oscillator Frequency



### Error Amp Open-Loop Gain & Phase vs. Frequency




### Max. Output Duty Cycle vs. Oscillator Frequency




 $f_{\mathrm{OSC}}$  OSCILLATOR FREQUENCY (Hz)

# Current Sense Input Threshold vs. Error Amp Output Voltage





### Typical Performance Characteristics: continued


### Reference Voltage Change vs. Source Current



### Reference Short Circuit Current vs. Temperature







### Operating Description

The CS-5611/CS-5621 are high performance, fixed frequency, dual channel current mode PWM controllers for Off-Line and DC to DC converter applications. Each channel contains a high gain error amplifier, current sensing comparator, pulse width modulator latch, and totem pole output driver. The oscillator, reference, and undervoltage lockout circuits are common to both channels.

### Oscillator

The oscillator has both precise frequency and duty cycle control. The oscillator frequency is programmed by the timing components  $R_1$  and  $C_1$ . Capacitor  $C_1$  is charged and discharged by an equal magnitude internal current source and sink, that generates a symmetrical 50 percent duty cycle waveform at  $C_1$ . The oscillator peak and valley thresholds are 3.5V and 1.6V respectively. The source/sink current is controlled by resistor  $R_1$ . For proper operation over temperature range  $R_{\rm T}$ 's value should be between  $4.0k\Omega$  to  $16k\Omega$ .

As  $C_\Gamma$  charges and discharges, an internal blanking pulse is generated that alternately drives the inputs of the upper and lower NOR gates high. This, in conjunction with a precise amount of delay time introduced into each channel, produces well defined non-overlapping output duty cycles. Output 2 is enabled while  $C_\Gamma$  is charging, and Output 1 is enabled during the discharge. Even at 500kHz, each output is capable of approximately 44% duty cycle,

making this controller suitable for high frequency power conversion applications.

In noise sensitive applications it may be necessary to synchronize the converter with an external system clock. This can be accomplished by applying an external clock signal. For reliable synchronization, the oscillator frequency should be set about 10% slower than the clock frequency. The rising edge of the clock signal applied to SYNC, terminates the charging of  $C_1$  and  $V_{\rm OUT_2}$  conduction. By tailoring the clock waveform symmetry, accurate duty cycle clamping of either output can be achieved.

### Error Amplifier

Each channel contains a fully-compensated error amplifier. The output and inverting input nodes are accessible. The amplifier features a typical dc voltage gain of 100 dB, and a unity gain bandwidth of 1.0 MHz with 71 degrees of phase margin. The non-inverting input is internally biased at 2.5V. The converter output voltage is typically divided down and monitored by the inverting input through a resistor divider. The maximum input bias current is -1.0  $\mu A$  which will cause an output voltage error that is equal to the product of the input bias current and the equivalent input divider resistance.

Its output voltage is offset by two diode drops (~1.4V) and divided by three before it connects to the inverting input of the current sense comparator. This guarantees that both

### Operating Description continued

outputs are disabled when the error amplifier output is at its lowest state ( $V_{\rm OUT(LOW)}$ ). This occurs when the power supply is operating at light or no-load conditions, or at the beginning of a soft-start interval.

The minimum allowable error amplifier feedback resistance is limited by the amplifier's source current capability (0.5 mA) and the output voltage ( $V_{\rm OUI(High)}$ ) required to reach the current sense comparator 480mV clamp level with the error amplifier inverting input at ground. This condition happens during initial system start up or when the sensed output is shorted:

$$R_{E(min)} := \frac{(3 \times 480 mV) + 1.4V}{0.5 mA} = 8.8 k\Omega$$

### **Current Sense Comparator and PWM Latch**

The CS-5611/CS-5621 operate as current mode controllers. Output switch conduction is initiated by the oscillator and terminated when the peak inductor current reaches the threshold level established by the error amplifier output. The error signal controls the peak inductor current on a cycle-by-cycle basis. The current sense comparator-PWM Latch combination ensures that only a single pulse appears at the output during any given oscillator cycle. The current is converted to a voltage by connecting sense resistor R<sub>sense</sub>, in series with the source of output switch Q1 and ground. This voltage is monitored via the Sense<sub>1.2</sub> pins and compared to a voltage derived from the error amp output. The peak current under normal operating conditions is controlled by the voltage at COMP\_where:

$$I_{pk} = \frac{V_{COMP} - 1.4V}{3R_{Sense}}$$

Abnormal operating conditions occur when the power supply output is overloaded or if output voltage is too high. Under these conditions, the current sense comparator threshold will be internally clamped to 480mV. Therefore the maximum peak switch current is:

$$I_{pk(max)} \leq \frac{480mV}{R_{Sense}}$$

Erratic operation due to noise pickup can result if there is an excessive reduction of the  $l_{\rm pk(max)}$  clamp voltage.

A narrow spike on the leading edge of the current waveform can usually be observed and may cause the power supply to exhibit an instability when the output is lightly loaded. The addition of an RC filter on the current sense input reduces this spike to an acceptable level.

### **Undervoltage Lockout**

Two undervoltage lockout comparators have been incorporated to guarantee that the IC is fully functional before the output stages are enabled.  $V_{\rm CC}$  and the reference output  $V_{\rm RLF}$  are monitored by separate comparators. Each

comparator has built-in hysteresis to prevent erratic output behavior as their respective thresholds are crossed. The  $V_{CC}$  comparator upper and lower thresholds are 14V and 10V respectively for the CS-5611, and 8.4V and 7.8V for the CS-5621 respectively. The  $V_{\rm RI+}$  comparator disables the outputs until the internal circuitry is functional. This comparator has upper and lower thresholds of 3.6V and 3.4V. The guaranteed minimum operating voltage after turn-on is 11V for CS-5611 and 8.4V for CS-5621.

### **Outputs and Power Ground**

Each channel contains a single totem-pole output stage specifically designed for driving a power MOSFET. The outputs have up to ±400mA peak current capability and have a typical rise and fall time of 28ns with a 1.0nF load. Internal circuitry has been added to keep the outputs in active pull-down mode whenever undervoltage lockout is active. An external pull-down resistor is not needed.

Cross-conduction current in the totem-pole output stage has been minimized for high speed operation. The average added power due to cross-conduction with  $V_{\rm CC}$  15V is only 60mW at 500kHz. Two 10 $\Omega$  resistors in series with the output transistors help to reduce the shoot through current.

Although the outputs were optimized for MOSFET's, they can easily supply the negative base current required by bipolar NPN transistors for enhanced turn-off. Because the outputs do not contain internal current limiting circuitry, an external series resistor may be required to prevent the peak output current from exceeding the  $\pm 400 \text{mA}$  maximum rating. The sink saturation voltage ( $V_{OI}$ ) is less than 0.4V at 100 mA.

A separate Power Ground pin is provided which if implemented will reduce the level of switching transient noise imposed on the control circuitry. This becomes important when the  $I_{\rm pkimax}$  clamp level is reduced.

### ENABLE<sub>2</sub>

This input is used to switch  $V_{\rm OUT_2}, V_{\rm OUT_1}$  is used to control circuitry that runs continuously; e.g. volatile memory, the system clock, or a remote controlled receiver. The  $V_{\rm OUT_2}$  output can control the high power circuitry that can be turned off when not needed.

### Voltage Reference

The 5.0V bandgap reference is trimmed to +2.0% tolerance. The reference has short circuit protection and is capable of sourcing 30mA for powering any additional external circuitry.


### **Design Considerations**

High frequency circuit layout techniques are imperative to prevent pulse-width jitter. This is usually caused by excessive noise pick-up imposed on the current sense or voltage feed-back inputs. Noise immunity can be improved by lowering circuit impedances at these points. The printed circuit board layout should contain a ground plane with low current signal and high current switch and output


### Operating Description: continued

grounds returning on separate paths back to the input filter capacitor. Ceramic bypass capacitors (0.1µF) connected directly to  $V_{\rm CC}$  and  $V_{\rm RFF}$  may be required to improve noise filtering. This provides a low impedance path for filtering the high frequency noise. All high current loops should be kept as short as possible using heavy copper runs. The error amp compensation circuitry and the converter out-

put voltage-divider should be located close to the IC and as far as possible from the power switch and other noise generating components.



### **Typical Application Diagram**





### Package Specification

			D	
Lead Count Metric		Englis	h	
	Max	Min	Max	Min
16L PDIP	19.18	18.92	.755	.745
16L SO	10.46	10.21	.412	.402

PACKAGE DIMENSIONS IN mm (INCHES)

	HACK	AGE IIIEKW	ALDAIA	
Thermal	Data	16 Lead PDIP	16 Lead SO	
$R\Theta_{JC}$	typ	42	23	°C/W
$R\Theta_{ A}$	typ	80	105	"C/W





# Ordering Information

Part Number	Description
CS-5611CN16	16L PDIP
CS-5611EN16	16L PDIP
CS-5611CDW16	16L SO Wide
CS-56HEDW16	16L SO Wide
CS-5621CN16	16L PDIP
CS-5621EN16	16L PDIP
CS-5621CDW16	16L SO Wide
CS-5621EDW16	161. SO Wide

# Advance

This product is in the early stages of the design process. CSC <sup>IM</sup> reserves the right to make changes to the specifications or discontinue development without notice. Please contact CSC for the latest available information.