

1. DESCRIPTION


S1D17508 is a 160 output segment (column) LCD driver suitable for driving of colored STN dot-matrix LCD panels of a larger capacity, for use in combination with S1D17043.

Contributing to making clearer LCD picture quality, this IC employs the high speed enable chain method and is slim-chip configuration which is more advantageous for miniaturization of the LCD panel. S1D17508 is also capable of low-voltage and high-speed logic operations and fits to a wide range of applications.

2. FEATURES

- Number of LCD drive output segments: 160
- Low voltage operation: 2.7V min.
- High duty drive: 1/500 (an example)
- Wide LCD drive voltage range: +8 to +42V ($V_{DD} = 3$ to 5.5V)
- High speed and low power consumption data transfer is possible by adoption of the 8-bit bus enable chain method:
 - Shift clock frequencies: 18.0 MHz ($5V \pm 10\%$)
 - 10.0 MHz (2.7V)
- Slim-chip configuration
- Non-bias display off function
- Pin-selection of the output shift direction is available
- Offset bias regulation of LCD power for respective V_{DDH} and GND levels is possible
- Logic operation power supply: 2.7 to 5.5V
- Shipped status: CHIP S1D17508D00B*
TCP S1D17508T****
- This IC is not radiation resistant

3. BLOCK DIAGRAM



4. PIN DESCRIPTION

Pin name	I/O	Description	Numbers of pins																																							
O1 to O160	O	LCD driving segment (column) output. The output varies at the falling edge of LP.	160																																							
D0 to D7	I	Display data input terminals	8																																							
XSCL	I	For input of the shift clock signals of the display data (falling edge trigger)	1																																							
LP	I	For input of the latch pulse signals of the display data (falling edge trigger)	1																																							
EIO1 EIO2	I/O	Enable I/O. Setting to I or O is determined by the SHL input level. The output is reset by the LP input and when 160 bit equivalent data are received, it falls to LOW automatically.	2																																							
SHL	I	Shift direction selection and EIO terminal I/O control signal input. When data are input to terminals (D0, D1D7) in the order of (a0, a1a6 and a7), (b0.....b6 and b7)(t0, t1.....t6 and t7), the relations between the data and segment outputs become as follows: <table border="1" data-bbox="427 904 1267 1081"> <thead> <tr> <th rowspan="2">SHL</th> <th colspan="7">Output</th> <th colspan="2">EIO</th> </tr> <tr> <th>O1</th> <th>O2</th> <th>O3</th> <th></th> <th>O158</th> <th>O159</th> <th>O160</th> <th>EIO1</th> <th>EIO2</th> </tr> </thead> <tbody> <tr> <td>LOW</td> <td>a7</td> <td>a6</td> <td>a5</td> <td>...</td> <td>t2</td> <td>t1</td> <td>t0</td> <td>Input</td> <td>Output</td> </tr> <tr> <td>HIGH</td> <td>t0</td> <td>t1</td> <td>t2</td> <td>...</td> <td>a5</td> <td>a6</td> <td>a7</td> <td>Output</td> <td>Input</td> </tr> </tbody> </table> <p>(Note) The relations between the data and segment outputs are determined independent from the number of the shift clocks.</p>	SHL	Output							EIO		O1	O2	O3		O158	O159	O160	EIO1	EIO2	LOW	a7	a6	a5	...	t2	t1	t0	Input	Output	HIGH	t0	t1	t2	...	a5	a6	a7	Output	Input	1
SHL	Output							EIO																																		
	O1	O2	O3		O158	O159	O160	EIO1	EIO2																																	
LOW	a7	a6	a5	...	t2	t1	t0	Input	Output																																	
HIGH	t0	t1	t2	...	a5	a6	a7	Output	Input																																	
FR	I	For input of alternating current LCD drive signals.	1																																							
Vcc, GND	Power supply	Logic operation power supply: GND: 0V Vcc: +3.3, +5V	2																																							
VDDHL, VDDHR V0L, V0R V2L, V2R V3L, V3R V5L, V5R	Power supply	LCD drive power supply V _{DDH} " V ₀ " V ₂ " V ₃ " V ₅	10																																							
DSPOF	I	For forced bias fixed input. LOW level output is forcefully made to V5 level. * When using this function, combined use with S1D17003 is not applicable.	1																																							

Total

187

5. FUNCTION OF EACH BLOCK

5-1 Enable shift register

The enable shift register is a bidirectional shift register of which the shift direction is being selected by the SHL input and the shift register output is used to store data bus signals into the data register.

When the enable signal is in disabled state, the internal clock signal and the data bus are fixed to LOW, thus going into a power saving mode.

When using multiple number of segment drivers, make cascade connection of EIO terminals of respective drivers to connect the EIO terminal of the top driver to "GND". (Refer to Clause 10. Connection examples)

Since the enable control circuit automatically senses completion of receiving 160 bit equivalent data to transfer the enable signal automatically, control signal of a separate control LSI is not needed.

5-2 Data register

This register works to make series or parallel conversion of data bus signals according to the enable shift register output. Consequently, the relations between the serial display data and segment outputs are determined independent from the number of the shift clock inputs.

5-3 Latch

It takes in the content of the data register at the falling edge trigger to transfer the output to the level shifter.

5-4 Level shifter

This is a level interface circuit to convert the voltage level of signals from the logic operation level to LCD drive level.

5-5 LCD driver

It outputs the LCD driving voltage.


Given below are the relations between data bus signals, alternating current signal FR levels and segment output voltages.

$\overline{\text{DSPOF}}$	Data bus signals	FR	Voltage outputs of the driver
HIGH	HIGH	HIGH	V ₀
		LOW	V ₅
	LOW	HIGH	V ₂
		LOW	V ₃
LOW	–	–	V ₅

5-6 Timing diagram


Timing diagram

In case of 1/240 Duty (an example)



① to ①n stands for the cascade numbers of the driver.

* When making high speed data transfer, it becomes necessary to secure a longer XSCS cycle when determining the LP pulse insertion timing in order to maintain the specified value of LP → XSCS (tLH).




6. ABSOLUTE MAXIMUM RATINGS

Items	Codes	Ratings	Units
Supply voltage (1)	VCC	-0.3 to +7.0	V
Supply voltage (2)	VDDH	-0.3 to +45.0	V
Supply voltage (3)	V0, V2, V3, V5	-0.3 to VDDH + 0.3	V
Input voltage	VI	-0.3 to VCC + 0.3	V
Output voltage	VO	-0.3 to VCC + 0.3	V
EIO output current	I01	20	mA
Working temperature	Topr	-30 to +85	°C
Storage temperature 1	Tstg1	-65 to +150	°C
Storage temperature 2	Tstg2	-55 to +100	°C

(Note 1) All the voltage ratings are based on GND = 0V.

(Note 2) The storage temperature 1 is applicable to independent chips and the storage temperature 2 is applicable to the TCP modular state.

(Note 3) V0, V2, V3 and V5 should always be in the order of $V_{DDH} \geq V_0 \geq V_2 \geq V_3 \geq V_5 \geq GND$.



(Note 4) If the logic operation power goes into a floating state or if VCC drops to 2.6V or below while the LCD driving power is being applied, the LSI may be damaged. Therefore, keep from occurrence of the aforementioned status.

Specifically, pay close attention to the power supply sequence at times of turning the system power on and off.

7. ELECTRICAL CHARACTERISTICS

7-1 DC characteristics


Unless otherwise specified, GND = 0V, VCC = +5.0 V ±10%, Ta = -30 to 85°C

Item	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
Supply voltage (1)	VCC		VCC	2.7		5.5	V
Recommended operating voltage	V ₀		V _{0L} , V _{DDHL} V _{0R} , V _{DDHL}	14.0		40.0	V
Operating voltage	V ₀	Function only		8.0		42.0	V
Supply voltage (2)	V ₂	Recommended value	V _{2L} , V _{2R}	7/9 V ₀		V ₀	V
Supply voltage (3)	V ₃	Recommended value	V _{3L} , V _{3R}	GND		2/9 V ₀	V
High level input voltage	V _{IH}	V _{DD} = 2.7 to 5.5V	EIO1, EIO2, FR D0 to D7, XSCL SHL, LP, DSPOF	0.8V _{CC}			V
Low level input voltage	V _{IL}					0.2V _{CC}	V
High level output voltage	V _{OH}	V _{CC} = 2.7 to 5.5V	EIO1, EIO2	V _{CC} -0.4			V
Low level output voltage	V _{OL}					0.4	V
Input leak current	I _{LI}	GND ≤ V _{IN} ≤ V _{CC}	D0 to D7, LP, FR XSCL, SHL DSPOF			2.0	μA
I/O leak current	I _{LI/O}	GND ≤ V _{IN} ≤ V _{CC}	EIO1, EIO2			5.0	μA
Rest current	I _{GND}	V ₀ = 14.0 to 42.0V V _{IH} = V _{CC} , V _{IL} = GND	GND			25	μA
Output resistance	R _{SEG}	ΔV _{ON} = 0.5V Recommended condition	O1 to O160		0.85	2.6	kΩ
				V ₀ = +36.0V, 1/24 V ₀ = +26.0V, 1/20		0.90	
In-chip deviation of output resistance	ΔR _{SEG}	ΔV _{ON} = 0.5V V ₀ = +36.0V, 1/24	O1 to O160			90	Ω
Mean working current consumption (1)	I _{CC}	V _{CC} = +5.0V, V _{IH} = V _{CC} V _{IL} = GND, f _X SCL = 5.38MHz f _{LP} = 33.6kHz, f _{FR} = 70Hz Input data: Checked indication, no-load	V _{CC}		0.5	1.1	mA
		V _{CC} = +3.0V Other conditions are the same as those when V _{CC} = 5V.			0.2	0.6	
Mean working current consumption (2)	I _O	V ₀ = +30.0V V _{CC} = +5.0V, V ₃ = +4.0V V ₂ = +26.0V, V ₅ = +0.0V Other conditions are the same as those in the I _{DD} column.	V _{0L} , V _{0R}		0.15	0.9	mA
Input terminal capacity	C _i	Freq. = 1 MHz Ta = 25°C Independent chips	D0 to D7, LP, FR, XSCL, SHL, DSPOF			8	pF
I/O terminal capacity	C _{i/O}		EIO1, EIO2			15	pF

Working voltage range Vcc - V0


The V0 voltage should be set up within the VCC - V0 working voltage range given below.

V0 (V)



7-2 AC characteristics

Input timing characteristics



$V_{CC} = 5.0V \pm 10\%$, $T_a = -30$ to $85^\circ C$


Items	Symbol	Conditions	Min.	Max.	Units
XSCL cycle	t_c	$t_r, t_f \leq 11ns$ *3	62		ns
XSCL high level pulse duration	t_{WCH}		20		ns
XSCL low level pulse duration	t_{WCL}		20		ns
Data setup time	t_{DS}		10		ns
Data hold time	t_{DH}		10		ns
XSCL → LP rise time	t_{LD}		-5		ns
LP → XSCL fall time	t_{LH}		30		ns
LP high level pulse duration	t_{WLH}	*1	40		ns
		*2	35		ns
FR delay allowance	t_{DF}		-300	+300	ns
EIO setup time	t_{SUE}		30		ns
Input signal variation time	t_r, t_f	*4		50	ns

$V_{CC} = 2.7V$ to $4.5V$, $T_a = -30$ to $85^\circ C$

Items	Symbol	Conditions	Min.	Max.	Units
XSCL cycle	t_c	$t_r, t_f \leq 15ns$ *3	100		ns
XSCL high level pulse duration	t_{WCH}		35		ns
XSCL low level pulse duration	t_{WCL}		35		ns
Data setup time	t_{DS}		15		ns
Data hold time	t_{DH}		10		ns
XSCL → LP rise time	t_{LD}		-10		ns
LP → XSCL fall time	t_{LH}		60		ns
LP high level pulse duration	t_{WLH}	*1	75		ns
		*2	65		ns
FR delay allowance	t_{DF}		-300	+300	ns
EIO setup time	t_{SUE}		40		ns
Input signal variation time	t_r, t_f	*4		50	ns

- Notes:**
- *1 The “ t_{WLH} ” specifies the time when the LP is at HIGH and, at the same time, when XSCL is at LOW, when LP is being input while the XSCL is at LOW.
 - *2 The “ t_{WLH} ” (its definition is same as *1) when LP rises while XSCL is at HIGH.
 - *3 High speed operation of the shift clocks (XSCL) should only be made under a condition of $t_r + t_f \leq (t_c - t_{WCL} - t_{WCH})$.
 - *4 When making high speed data transfer using continuous shift clocks, $t_r + t_f$ of the LP signals should be upto $(t_c + t_{WCH} - t_{LD} - t_{WLH} - t_{LH})$ at the maximum.

Output timing characteristics



V_{CC} = +5.0V ±10%, V₀ = +14.0 to +42.0V

Items	Symbol	Conditions	Min.	Max.	Units
EIO reset time	t _{ER}	CL = 15 pF (EIO)		120	ns
EIO output delay time	t _{DCL}			55	ns
LP → SEG output delay time	t _{LSD}	CL = 100 pF (O n)		200	ns
FR → SEG output delay time	t _{FRSD}			400	ns

V_{CC} = +2.7V to 4.5V, V₀ = +14.0 to +28.0V

Items	Symbol	Conditions	Min.	Max.	Units
EIO reset time	t _{ER}	CL = 15 pF (EIO)		240	ns
EIO output delay time	t _{DCL}			85	ns
LP → SEG output delay time	t _{LSD}	CL = 100 pF (O n)		400	ns
FR → SEG output delay time	t _{FRSD}			800	ns

8. LCD DRIVING POWER SUPPLY

8-1 Setting up respective voltage levels

When setting up respective voltage levels for LCD drive, it is the best way to resistively divide the potential between V_0 - GND to drive the LCD by means of voltage follower using an operation amplifier.

In consideration of the case of using an operation amplifier, the LCD driving minimum potential level V_5 and GND are separated and independent terminals are used.

However, since the efficacy of the LCD driving output driver deteriorates when the potential of V_5 goes up beyond the GND potential to enlarge the potential difference, always keep the potential difference of $V_5 - V_{SS}$ at 0V to 2.5V.

When a resistance exists in series in the power supply line of V_0 (GND), I_o at signal changes causes voltage drop at V_0 (GND) of the supply terminals of the LSI disabling it to maintain the relations of the LCD with intermediate potentials of ($V_{DDH} \geq V_0 \geq V_2 \geq V_3 \geq V_5 \geq \text{GND}$), thus leading to breakdown or destruction of the LSI.

When using a protective resistor, do not fail to stabilize the voltage using an appropriate capacitance.

8-2 Precautions when turning the power on and off

Since the LCD drive voltage of these LSIs is comparatively high, if a high voltage of 30V or more is applied to the LCD drive circuit with the logic operation power made floating or with the V_{CC} lowered to 2.6V or less, or when LCD drive signals are output before applied voltage to the LCD drive circuits is stabilized, excess current flows through to possibly lead to breakdown or to destroy the LSI.

It is therefore suggested to maintain the potential of the LCD drive output to V_5 level until the LCD drive circuit voltage is stabilized, using the display off function (DSPOF).

Maintain the following sequences when turning the power on and off:

When turning the power on: Turn on the logic operation power → turn on the LCD drive power or turn them on simultaneously.


When turning the power off: Turn off the LCD drive power → turn off the logic operation power or turn them off simultaneously.

For protection against excess current, insert a quick melting fuse in series in the LCD drive power line.

When using a protective resistor, select the optimum resistance value depending on the capacitance of the LCD cells.

9. A CONNECTION EXAMPLE

Block diagram of a large-plane LCD



10. S1D17508T* TCP PIN ARRANGEMENT EXAMPLE

For reference

Remark: This drawing is not meant to determine the contour of the TCP.

