

*Advance Information*  
**16M CMOS Wide DRAM Family**  
**Fast Page Mode, 1M x 16, and 1K Refresh**

The family of 16M Dynamic RAMs is fabricated using 0.4μ CMOS high-speed silicon-gate process technology. It includes devices organized as 1,048,576 sixteen-bit words. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM218160B is designed to operate from a single 5 V power supply.

These devices are packaged in a standard 400 mil J-lead small outline package (SOJ).


- Single 5 V ± 10% Power Supply
- Fast Page Mode Access
- TTL-Compatible Inputs and Outputs ( $V_{CC} = 5 V$ )
- 2  $\overline{CAS}$  Byte Control
- $\overline{RAS}$ -Only Refresh
- $\overline{CAS}$  Before  $\overline{RAS}$  Refresh
- Hidden Refresh
- 1024 Cycle Refresh: 16 ms
- Fast Access Time ( $t_{RAC}$ ):  
     MCM218160B-60 = 60 ns (Max)  
     MCM218160B-70 = 70 ns (Max)
- Low Active Power Dissipation: 990/935 mW (Max)
- Low Standby Power Dissipation: 5.5 mW (Max)

**1M x 16**

---


**MCM218160B**

**Fast Page Mode**  
**1024 Cycle Refresh**



PIN NAMES	
A0 - A9 ..... Address Input	$\overline{UCAS}$ , $\overline{LCAS}$ .. Column Address Strobe
DQ1 - DQ16 ..... Data Input/Output	$V_{CC}$ ..... Power Supply (+ 5 V)
$\overline{G}$ ..... Output Enable	$V_{SS}$ ..... Ground
$\overline{W}$ ..... Read/Write Enable	NC ..... No Connection
$\overline{RAS}$ ..... Row Address Strobe	

**400 MIL SOJ**




This document contains information on a new product. Specifications and information herein are subject to change without notice.

REV 2  
 4/20/97

\*MOTOROLA\*  
 \*MOTOROLA\*  
 \*MOTOROLA\*

### BLOCK DIAGRAM



## TRUTH TABLE

Function		$\overline{\text{RAS}}$	$\overline{\text{LCAS}}$	$\overline{\text{UCAS}}$	$\overline{\text{W}}$	$\overline{\text{G}}$	Addresses		DQx	Notes
							Row	Column		
Standby		H	H→X	H→X	X	X	X	X	High-Z	
Read: Word		L	L	L	H	L	Row	Column	Data Out	
Read: Lower Byte		L	L	H	H	L	Row	Column	Lower Byte: Data Out Upper Byte: High-Z	
Read: Upper Byte		L	H	L	H	L	Row	Column	Lower Byte: High-Z Upper Byte: Data Out	
Write: Word (Early Write)		L	L	L	L	X	Row	Column	Data In	
Write: Lower Byte (Early)		L	L	H	L	X	Row	Column	Lower Byte: Data In Upper Byte High-Z	
Write: Upper Byte (Early)		L	H	L	L	X	Row	Column	Lower Byte: High-Z Upper Byte: Data In	
Read-Write		L	L	L	H→L	L→H	Row	Column	Data Out, Data In	1, 2
Fast Page Mode Read	1st Cycle	L	H→L	H→L	H	L	Row	Column	Data Out	2
	2nd Cycle	L	H→L	H→L	H	L	N/A	Column	Data Out	2
Fast Page Mode Write	1st Cycle	L	H→L	H→L	L	X	Row	Column	Data In	1
	2nd Cycle	L	H→L	H→L	L	X	N/A	Column	Data In	1
Fast Page Mode Read Write	1st Cycle	L	H→L	H→L	H→L	L→H	Row	Column	Data Out, Data In	1, 2
	2nd Cycle	L	H→L	H→L	H→L	L→H	N/A	Column	Data Out, Data In	1, 2
Hidden Refresh	Read	L→H→L	L	L	H	L	Row	Column	Data Out	2
	Write	L→H→L	L	L	L	X	Row	Column	Data In	1, 3
$\overline{\text{RAS}}$ -Only Refresh		L	H	H	X	X	Row	N/A	High-Z	
$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh		H→L	L	L	X	X	X	X	High-Z	4

### NOTES:

1. These write cycles may also be byte write cycles (either  $\overline{\text{LCAS}}$  or  $\overline{\text{UCAS}}$  active).
2. These read cycles may also be byte read cycles (either  $\overline{\text{LCAS}}$  or  $\overline{\text{UCAS}}$  active).
3. Early write only.
4. At least one of the two  $\overline{\text{CAS}}$  signals must be active ( $\overline{\text{LCAS}}$  or  $\overline{\text{UCAS}}$ ).

### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	$V_{\text{CC}}$	- 1.0 to $V_{\text{CC}} + 1.0$	V
Voltage Relative to $V_{\text{SS}}$	$V_{\text{in}}, V_{\text{out}}$	- 1.0 to + 7.0	V
Data Out Current	$I_{\text{out}}$	50	mA
Power Dissipation	$P_{\text{D}}$	1.0	W
Operating Temperature Range	$T_{\text{A}}$	0 to + 70	°C
Storage Temperature Range	$T_{\text{stg}}$	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

## DC OPERATING CONDITIONS AND CHARACTERISTICS

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $T_A = 0 \text{ to } 70^\circ\text{C}$ , Unless Otherwise Noted)

### RECOMMENDED OPERATING CONDITIONS (All Voltages Referenced to $V_{SS}$ )

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	$V_{CC}$	4.5	5.0	5.5	V
Logic High Voltage, All Inputs	$V_{IH}$	2.4	—	$V_{CC} + 1.0$	V
Logic Low Voltage, All Inputs	$V_{IL}$	-1.0	—	0.8	V

### DC CHARACTERISTICS AND SUPPLY CURRENTS (All Voltages Referenced to $V_{SS}$ )

Characteristic	Symbol	MCM218160B-60		MCM218160B-70		Unit	Notes
		Min	Max	Min	Max		
Power Supply Current ( $\overline{RAS}$ , $\overline{LCAS}$ , $\overline{UCAS}$ Cycling, $t_{RC} = \text{min}$ )	$I_{CC1}$	—	180	—	170	mA	1, 2
Power Supply Current (Standby) (TTL Interface $\overline{RAS}$ , $\overline{CAS} = V_{IH}$ , Data Out = High-Z)  (CMOS Interface $\overline{RAS}$ , $\overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ , Data Out = High-Z)	$I_{CC2}$	—	2	—	2	mA	
Power Supply Current During $\overline{RAS}$ -Only Refresh Cycles ( $\overline{RAS}$ Cycling, $\overline{CAS} = V_{IH}$ , $t_{RC} = \text{Min}$ )	$I_{CC3}$	—	180	—	170	mA	2
Power Supply Current During Fast Page Mode Cycle ( $t_{PC} = \text{Min}$ )	$I_{CC4}$	—	80	—	70	mA	1, 3
Power Supply Current During $\overline{CAS}$ Before $\overline{RAS}$ Refresh Cycle ( $t_{RC} = \text{Min}$ , $\overline{RAS}$ , $\overline{CAS}$ Cycling)	$I_{CC5}$	—	180	—	170	mA	
Input Leakage Current ( $0 \text{ V} \leq V_{in} \leq V_{CC}$ )	$I_{kg(I)}$	-5	5	-5	5	$\mu\text{A}$	
Output Leakage Current ( $0 \text{ V} \leq V_{out} \leq V_{CC}$ , Data Out = Disable)	$I_{kg(O)}$	-5	5	-5	5	$\mu\text{A}$	
Output High Voltage ( $I_{OH} = -5 \text{ mA}$ )	$V_{OH}$	2.4	—	2.4	—	V	5
Output Low Voltage ( $I_{OL} = 4.2 \text{ mA}$ )	$V_{OL}$	—	0.4	—	0.4	V	5

#### NOTES:

- $I_{CC}$  depends on the output load condition when the device is selected.  $I_{CC}$  max is specified at the output open condition.
- Address may be changed once or less while  $\overline{RAS} = V_{IL}$ .
- Address may be changed once or less while  $\overline{LCAS}$  and  $\overline{UCAS} = V_{IL}$ .
- All  $V_{CC}$  and  $V_{SS}$  pins will be supplied with the same voltage.
- Valid when all outputs have achieved steady state conditions, and the clocks are supporting a READ mode with  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{G}$  at  $V_{IL}$ .

### CAPACITANCE ( $f = 1.0 \text{ MHz}$ , $T_A = 25^\circ\text{C}$ , $V_{CC} = 5 \text{ V} \pm 10\%$ , Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit	Notes
Input Capacitance	A0 - A9	5	pF	1
	$\overline{G}$ , $\overline{RAS}$ , $\overline{UCAS}$ , $\overline{LCAS}$ , $\overline{W}$	7		
Input/Output Capacitance	DQ1 - DQ16	7	pF	1, 2

#### NOTES:

- Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I \Delta t / \Delta V$ .
- $\overline{LCAS}$  and  $\overline{UCAS} = V_{IH}$  to disable data out.

## AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V ± 10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

Input Timing Reference Level ..... V<sub>IL</sub> = 0.8 V, V<sub>IH</sub> = 2.4 V  
 Input Pulse Levels ..... 0 to 3.0 V  
 Input Rise/Fall Time ..... 5 ns

Output Timing Reference Level ..... V<sub>OL</sub> = 0.8 V, V<sub>OH</sub> = 2.0 V  
 Output Load ..... 2 TTL Loads and 100 pF

### ALL DEVICES: READ, WRITE, READ-MODIFY-WRITE, AND REFRESH CYCLES (See Notes 1, 2, 3, 4, and 5)

Parameter	Symbol		MCM218160B-60		MCM218160B-70		Unit	Note
	Std	Alt	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RELREL</sub>	t <sub>RC</sub>	110	—	130	—	ns	
RAS Precharge Time	t <sub>REHREL</sub>	t <sub>RP</sub>	40	—	50	—	ns	
RAS Pulse Width	t <sub>RELREH</sub>	t <sub>RAS</sub>	60	10 k	70	10 k	ns	6
LCAS/UCAS Pulse Width	t <sub>CELCEH</sub>	t <sub>CAS</sub>	15	10 k	18	10 k	ns	7
Row Address Setup Time	t <sub>AVREL</sub>	t <sub>ASR</sub>	0	—	0	—	ns	
Row Address Hold Time	t <sub>RELAX</sub>	t <sub>RAH</sub>	10	—	10	—	ns	
Column Address Setup Time	t <sub>AVCEL</sub>	t <sub>ASC</sub>	0	—	0	—	ns	8
Column Address Hold Time	t <sub>CELAX</sub>	t <sub>CAH</sub>	10	—	15	—	ns	
RAS to LCAS/UCAS Delay Time	t <sub>RELCEL</sub>	t <sub>RCD</sub>	20	42	20	50	ns	9
RAS to Column Address Delay Time	t <sub>RELAV</sub>	t <sub>RAD</sub>	15	30	15	35	ns	10
Column Address to RAS Lead Time	t <sub>AVREH</sub>	t <sub>RAL</sub>	30	—	35	—	ns	
RAS Hold Time	t <sub>CELREH</sub>	t <sub>RSH</sub>	15	—	18	—	ns	
LCAS/UCAS Hold Time	t <sub>RELCEH</sub>	t <sub>CSH</sub>	60	—	70	—	ns	
LCAS/UCAS to RAS Precharge Time	t <sub>CEHREL</sub>	t <sub>CRP</sub>	5	—	5	—	ns	11
$\bar{G}$ to Data In Delay Time	t <sub>GLHDX</sub>	t <sub>GD</sub>	15	—	18	—	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	t <sub>T</sub>	1	50	1	50	ns	
Refresh Period	t <sub>RVRV</sub>	t <sub>REF</sub>	—	16	—	16	ms	12
CAS to Output in Low-Z	t <sub>CELQX</sub>	t <sub>CLZ</sub>	0	—	0	—	ns	
Access Time from RAS	t <sub>RELQV</sub>	t <sub>RAC</sub>	—	60	—	70	ns	13
Access Time from LCAS/UCAS	t <sub>CELQV</sub>	t <sub>CAC</sub>	—	18	—	20	ns	14, 15
Access Time from Column Address	t <sub>AVQV</sub>	t <sub>AA</sub>	—	30	—	35	ns	15, 16
Access Time from $\bar{G}$	t <sub>GLQV</sub>	t <sub>GA</sub>	—	15	—	18	ns	
Read Command Setup Time	t <sub>WHCEL</sub>	t <sub>RCS</sub>	0	—	0	—	ns	8
Read Command Hold Time to LCAS/UCAS	t <sub>CEHWX</sub>	t <sub>RCH</sub>	0	—	0	—	ns	11, 17

**NOTES:**

(continued)

1. AC measurements assume t<sub>T</sub> = 2.0 ns.
2. An initial pause of 100 μs is required after power-up, followed by a minimum of initialization cycles ( $\bar{R}\bar{A}\bar{S}$ -only refresh cycle or  $\bar{C}\bar{A}\bar{S}$  before  $\bar{R}\bar{A}\bar{S}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\bar{C}\bar{A}\bar{S}$  before  $\bar{R}\bar{A}\bar{S}$  refresh cycles are required.
3. In delayed write or read-modify-write cycles,  $\bar{G}$  must disable the output buffer prior to applying data to the device.
4. When both LCAS and UCAS go low at the same time, all 16 bits of data are written into the device. LCAS and UCAS can not be staggered within the same write/read cycles.
5. All V<sub>CC</sub> and V<sub>SS</sub> pins will be supplied with the same voltages.
6. t<sub>RAS</sub> (min) = t<sub>RWD</sub> (min) + t<sub>RWL</sub> (min) + t<sub>T</sub> in read-modify-write cycle.
7. t<sub>CAS</sub> (min) = t<sub>CWD</sub> (min) + t<sub>CWL</sub> (min) + t<sub>T</sub> in read-modify-write cycle.
8. t<sub>ASC</sub> (min), t<sub>RCS</sub> (min), t<sub>WCS</sub> (min), and t<sub>RPC</sub> are determined by the earlier falling edge of LCAS or UCAS.
9. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
10. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max), then access time is controlled exclusively by t<sub>AA</sub>.
11. t<sub>CRP</sub>, t<sub>CHR</sub>, t<sub>RCH</sub>, t<sub>CPA</sub>, and t<sub>CPW</sub> are determined by the latter rising edge of LCAS or UCAS.
12. V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing or input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
13. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
14. Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max).
15. Access time is determined by the longer of t<sub>AA</sub>, t<sub>CAC</sub>, t<sub>CPA</sub>.
16. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max).
17. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.

**ALL DEVICES: READ, WRITE, READ-MODIFY-WRITE, AND REFRESH CYCLES (continued)**


Parameter	Symbol		MCM218160B-60		MCM218160B-70		Unit	Notes
	Std	Alt	Min	Max	Min	Max		
Read Command Hold Time to $\overline{\text{RAS}}$	t <sub>REHWX</sub>	t <sub>RRH</sub>	10	—	10	—	ns	17
Output Buffer Turn-Off Time	t <sub>CEHQZ</sub>	t <sub>OFF</sub>	0	15	0	18	ns	18
Output Buffer Turn-Off Time from $\overline{\text{G}}$	t <sub>GHQZ</sub>	t <sub>GZ</sub>	0	15	0	18	ns	18
Write Command Setup Time	t <sub>WLCEL</sub>	t <sub>WCS</sub>	0	—	0	—	ns	8, 19
Write Command Hold Time	t <sub>CELWH</sub>	t <sub>WCH</sub>	10	—	10	—	ns	
Write Command Pulse Width	t <sub>WLWH</sub>	t <sub>WP</sub>	10	—	10	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t <sub>WLREH</sub>	t <sub>RWL</sub>	15	—	18	—	ns	
Write Command to $\overline{\text{LCAS/UCAS}}$ Lead Time	t <sub>WLCEH</sub>	t <sub>CWL</sub>	15	—	18	—	ns	20
Data In Setup Time	t <sub>DVCEL</sub>	t <sub>DS</sub>	0	—	0	—	ns	21
Data In Hold Time	t <sub>CELDX</sub>	t <sub>DH</sub>	15	—	15	—	ns	21
$\overline{\text{W}}$ to Data In Delay	t <sub>WLDV</sub>	t <sub>WD</sub>	10	—	10	—	ns	
Read-Modify-Write Cycle Time	t <sub>RELREL</sub>	t <sub>RWC</sub>	150	—	175	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ Delay Time	t <sub>RELWL</sub>	t <sub>RWD</sub>	80	—	95	—	ns	19
$\overline{\text{LCAS/UCAS}}$ to $\overline{\text{W}}$ Delay Time	t <sub>CELWL</sub>	t <sub>CWD</sub>	35	—	40	—	ns	19
Column Address to $\overline{\text{W}}$ Delay Time	t <sub>AVWL</sub>	t <sub>AWD</sub>	50	—	60	—	ns	19
$\overline{\text{G}}$ Hold Time from $\overline{\text{W}}$	t <sub>WLGL</sub>	t <sub>GH</sub>	15	—	18	—	ns	
$\overline{\text{LCAS/UCAS}}$ Setup Time ( $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	t <sub>CELCEL</sub>	t <sub>CSR</sub>	10	—	10	—	ns	
$\overline{\text{LCAS/UCAS}}$ Hold Time ( $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	t <sub>RELCEH</sub>	t <sub>CHR</sub>	10	—	10	—	ns	11
$\overline{\text{RAS}}$ Precharge to $\overline{\text{LCAS/UCAS}}$ Hold Time	t <sub>REHCEL</sub>	t <sub>RPC</sub>	5	—	5	—	ns	8
$\overline{\text{LCAS/UCAS}}$ Precharge Time (Normal Mode)	t <sub>CEHCEL</sub>	t <sub>CPN</sub>	10	—	10	—	ns	22
Fast Page Mode Cycle Time	t <sub>RELREL</sub>	t <sub>PC</sub>	40	—	45	—	ns	
Fast Page Mode $\overline{\text{LCAS/UCAS}}$ Precharge Time	t <sub>CEHCEL</sub>	t <sub>CP</sub>	10	—	10	—	ns	22
Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	t <sub>RELREH</sub>	t <sub>RASP</sub>	60	100 k	70	100 k	ns	23
Access Time from $\overline{\text{LCAS/UCAS}}$ Precharge	t <sub>CEHQV</sub>	t <sub>CPA</sub>	—	35	—	40	ns	11, 15
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{LCAS/UCAS}}$ Precharge	t <sub>CEHREH</sub>	t <sub>CPRH</sub>	35	—	40	—	ns	
Fast Page Mode Read-Modify-Write Cycle $\overline{\text{LCAS/UCAS}}$ Precharge to $\overline{\text{W}}$ Delay Time	t <sub>CEHWL</sub>	t <sub>CPW</sub>	55	—	65	—	ns	11
Fast Page Mode Read-Modify-Write Cycle Time	t <sub>CELCEL</sub>	t <sub>PRWC</sub>	80	—	90	—	ns	

**NOTES:**


18. t<sub>OFF</sub> (max) and/or t<sub>GZ</sub> (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels. t<sub>OFF</sub> is determined by the later rising edge of  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$ .
19. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, and t<sub>AWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min), the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
20. t<sub>CWL</sub> shall be satisfied by both  $\overline{\text{LCAS}}$  and  $\overline{\text{UCAS}}$ .
21. These parameters are referenced to  $\overline{\text{LCAS}}$  or  $\overline{\text{UCAS}}$  separately in an early write cycle and to  $\overline{\text{W}}$  edge in a delayed write or read-modify-write cycle.
22. t<sub>CPN</sub> and t<sub>CP</sub> are determined by the time that both  $\overline{\text{LCAS}}$  and  $\overline{\text{UCAS}}$  are high.
23. t<sub>RASP</sub> defines  $\overline{\text{RAS}}$  pulse width in fast page mode cycles.

# TIMING DIAGRAMS

## WORD READ CYCLE




### BYTE READ CYCLE







### WORD EARLY WRITE CYCLE




### BYTE EARLY WRITE CYCLE




### WORD DELAYED WRITE CYCLE




### BYTE DELAYED WRITE CYCLE




### WORD READ-MODIFY-WRITE CYCLE




### BYTE READ-MODIFY-WRITE CYCLE




### FAST PAGE MODE WORD READ CYCLE



### FAST PAGE MODE BYTE READ CYCLE




### FAST PAGE MODE WORD EARLY WRITE CYCLE







### FAST PAGE MODE BYTE EARLY WRITE CYCLE



### FAST PAGE MODE WORD DELAYED WRITE CYCLE




### FAST PAGE MODE BYTE DELAYED WRITE CYCLE








### HIDDEN REFRESH CYCLE





# PACKAGE DIMENSIONS

## J PACKAGE 400 MIL SOJ CASE 986B-01



### NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION D DOES NOT INCLUDE MOLD FLASH, TIE BAR BURRS AND GATE BURRS. MOLD FLASH, TIE BAR BURRS AND GATE BURRS SHALL NOT EXCEED 0.006 (0.15) PER END. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010 (0.25) PER SIDE.
4. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. DIMENSIONS D AND E1 AND, HENCE, DATUMS A AND B, ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
5. DIMENSIONS b1 DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE SHOULDER WIDTH TO EXCEED b1 MAX BY MORE THAN 0.005 (0.13). THE DAMBAR INTRUSION(S) SHALL NOT REDUCE THE SHOULDER WIDTH TO LESS THAN 0.001 (0.03) BELOW b2 MIN.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.128	0.148	3.25	3.75
A1	0.025	—	0.635	—
A2	0.082	—	2.08	—
A3	0.035	0.045	0.89	1.14
b	0.015	0.020	0.38	0.50
b1	0.026	0.032	0.66	0.81
D	1.070	1.080	27.19	27.43
E	0.435	0.445	11.05	11.30
E1	0.395	0.405	10.03	10.28
E2	0.370 BSC	—	9.40 BSC	—
e	0.050 BSC	—	1.27 BSC	—
R1	0.030	0.040	0.76	1.01

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

### How to reach us:

**USA/EUROPE/Locations Not Listed:** Motorola Literature Distribution;  
P.O. Box 5405, Denver, Colorado 80217. 303-675-2140 or 1-800-441-2447

**JAPAN:** Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center,  
3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 81-3-3521-8315

**Mfax™:** RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609  
- US & Canada ONLY 1-800-774-1848

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,  
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

**INTERNET:** <http://www.mot.com/SPS/>



MCM218160B/D