



ADS7805

DEMO BOARD AVAILABLE See Appendix A

www.burr-brown.com/databook/ADS7805.html

16-Bit 10µs Sampling CMOS ANALOG-to-DIGITAL CONVERTER

FEATURES


- 100kHz min SAMPLING RATE
- STANDARD ±10V INPUT RANGE
- 86dB min SINAD WITH 20kHz INPUT
- ◆ ±3.0 LSB max INL
- DNL: 16-bits "No Missing Codes"
- SINGLE +5V SUPPLY OPERATION
- PIN-COMPATIBLE WITH 12-BIT ADS7804
- USES INTERNAL OR EXTERNAL REFERENCE
- FULL PARALLEL DATA OUTPUT
- 100mW max POWER DISSIPATION
- 28-PIN 0.3" PLASTIC DIP AND SOIC

DESCRIPTION

The ADS7805 is a complete 16-bit sampling A/D using state-of-the-art CMOS structures. It contains a complete 16-bit, capacitor-based, SAR A/D with S/H, reference, clock, interface for microprocessor use, and three-state output drivers.

The ADS7805 is specified at a 100kHz sampling rate, and guaranteed over the full temperature range. Laser-trimmed scaling resistors provide an industry-standard $\pm 10V$ input range, while the innovative design allows operation from a single +5V supply, with power dissipation under 100mW.

The 28-pin ADS7805 is available in a plastic 0.3" DIP and in an SOIC, both fully specified for operation over the industrial -25°C to +85°C range.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Bivd., Tucson, AZ 85706 • Tel: (\$20) 746-1111 • Tex:: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (\$20) 889-1510 • Immediate Product Info: (800) 548-6132



Or, Call Customer Service at 1-800-548-6132 (USA Only)

SPECIFICATIONS

ELECTRICAL

 $T_A = -25$ °C to +85°C, $f_S = 100$ kHz, $V_{DIG} = V_{ANA} = +5V$, using internal reference, unless otherwise specified.

		1 .	ADS7805P, U		ADS7805PB, UB			1
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
RESOLUTION				16			*	Bits
ANALOG INPUT								
Voltage Ranges		1	±10V	1		*		V
Impedance		1	23	ì .		*		kΩ
Capacitance		1	35	1		*		pF
THROUGHPUT SPEED		1						1
Conversion Cycle	Acquire and Convert		l	10			*	μs
Throughput Rate	· ·	100			*			kHz
DC ACCURACY								
Integral Linearity Error				±4			±3	LSB(1)
No Missing Codes		15			16			Bits
Transition Noise(2)			1.3			*		LSB
Full Scale Error ^(3,4)			1	±0.5		ľ	±0.25	%
Full Scale Error Drift			±7			±5		ppm/°C
Full Scale Error(3,4)	Ext. 2.5000V Ref			±0.5		Į	±0.25	%
Full Scale Error Drift	Ext. 2.5000V Ref		±2	1		*		ppm/°C
Bipolar Zero Error(3)		l l	ł	±10		.	*	m∨
Bipolar Zero Error Drift		ľ	±2	1		*		ppm/°C
Power Supply Sensitivity	+4.75V < V _D < +5.25V	ŀ		±8	· '	1	*	LSB
$(V_{DIG} = V_{ANA} = V_D)$		L	ļ			(
AC ACCURACY		-						1
Spurious-Free Dynamic Range	f _{IN} = 20kHz	90	ł		94			dB ⁽⁵⁾
Total Harmonic Distortion	$f_{W} = 20 \text{kHz}$	"	i	-90	34	ļ	-94	dB
Signal-to-(Noise+Distortion)	$f_{\rm IN} = 20 \text{kHz}$	83		-30	86)	-34	dB
Signal-to-(140ise+Distortion)	-60dB Input	"	30		20	32		dB
Signal-to-Noise	f _{IN} = 20kHz	83	30	1	86	52		dB
Full-Power Bandwidth ⁽⁶⁾	1 N = 2010 12	00	250		, to	*		kHz
SAMPLING DYNAMICS				† -· -				1
Aperture Delay			40			*		ns
Transient Response	FS Step	ľ	'-	2	ł		*	μs
Overvoltage Recovery ⁽⁷⁾	. 5 5.55		150	_		*	, "	ns
REFERENCE		 		 			 	+
Internal Reference Voltage		2.48	2.5	2.52	*	*	*	l v
Internal Reference Source Current		1 2.70	1			*	1 "	μА
(Must use external buffer.)			l '			, ,,	i	I "
Internal Reference Drift		- 1	8	1		*	1	ppm/°C
External Reference Voltage Range		2.3	2.5	2.7	*	*	*	V
for Specified Linearity		2.3	2,3		T T	1 ~	, "	1 '
External Reference Current Drain	Ext. 2.5000V Ref			100			*	μА
DIGITAL INPUTS			t — —				 	╁╌
Logic Levels			i					1
V _{IL}		~0.3	}	+0.8	*		*	l v
V _{IH}		+2.0	}	V _D +0.3V	*		*	v
l _{IL}		!		±10	· .		*	μA
l _{at}			}	±10		ĺ	*	μA
DIGITAL OUTPUTS		1	 	Paraliel	16-bite		1	t = t
Data Format			1 6	Binary Two's		nt	ļ	
Data Coding			١ '	J. nary 1470 S	I	1		1
	I _{SINK} = 1.6mA	- 1	l	+0.4		i	*	l v
V _{OL}	I _{SOURCE} = 500µA	+4]	1 70.4	*	1	1 *	ľv
V _{OH} Leakage Current	High-Z State,	**	(±5		l	*	μA
Leanage Cuitelit	V _{OUT} = 0V to V _{OIG}		ł	T.O	l		*	Ι μΑ
Output Capacitance	High-Z State)	15		1	15	ρF
DIGITAL TIMING							1	1 -
Bus Access Time			1	83			*	ns
Bus Relinquish Time	I	1	1	83	ı	ı	! *	ns

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or ilicenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



For Immediate Assistance, Contact Your Local Salesperson

SPECIFICATIONS (CONT)

ELECTRICAL

 $T_A = -25$ °C to +85°C, $f_S = 100$ kHz, $V_{DIG} = V_{ANA} = +5$ V, using internal reference, unless otherwise specified.

<u> </u>		- 4	ADS7805P, U ADS7805PB, UB			UB		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
POWER SUPPLIES								
Specified Performance								l
V _{DIG}	Must be ≤ V _{ANA}	+4.75	+5	+5.25	*	*	*	l v
VANA		+4.75	+5	+5.25	*	*	*	l v
lpig	1	· i	0.3		1	*	\	mA
IANA			16			*		mA
Power Dissipation	f _S = 100kHz		ļ	100			*	mW
TEMPERATURE RANGE							T .	
Specified Performance		25		+85	*		*	°C
Derated Performance		55		+125	*		*	°C
Storage		-65		+150	*		*	∘c
Thermal Resistance (θ _{IA})		- 1						
Plastic DIP	į		75			*		°C/W
SOIC			75			*	1	°C/W

^{*} Specifications same as ADS7805P, U.

NOTES: (1) LSB means Least Significant Bit. For the 16-bit, ±10V input ADS7805, one LSB is 305μV. (2) Typical rms noise at worst case transitions and temperatures. (3) As measured with fixed resistors shown in Figure 4. Adjustable to zero with external potentiometer. (4) Full scale error is the worst case of -Full Scale or +Full Scale untrimmed deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error. (5) All specifications in dB are referred to a full-scale ±10V input. (6) Full-Power Bandwidth defined as Full-Scale input frequency at which Signal-to-(Noise + Distortion) degrades to 60dB, or 10 bits of accuracy. (7) Recovers to specified performance after 2 x FS input overvoltage.

ABSOLUTE MAXIMUM RATINGS

Analog Inputs: V _{IN}	±25V
CAP	+V _{ANA} +0.3V to AGND2 -0.3V
REF	Indefinite Short to AGND2,
	Momentary Short to VANA
Ground Voltage Differences: DGND,	AGND1, AGND2±0.3V
V _{ANA}	7V
V _{DIG} to V _{ANA}	+0.3V
V _{DIG}	7V
Digital Inputs	0.3V to +V _{DIG} +0.3V
Maximum Junction Temperature	+165°C
Internal Power Dissipation	825mW
Lead Temperature (soldering, 10s)	

PACKAGE INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
ADS7805P	Plastic DIP	246
ADS7805PB	Plastic DIP	246
ADS7805U	SOIC	217
ADS7805UB	SOIC	217

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

ORDERING INFORMATION

PRODUCT	MAXIMUM LINEARITY ERROR (LSB)	MINIMUM SIGNAL-TO- (NOISE + DISTORTION) RATIO (dB)	SPECIFICATION TEMPERATURE RANGE	PACKAGE
ADS7805P	±4	83	-25°C to +85°C	Plastic DIP
ADS7805PB	±3	86	-25°C to +85°C	Plastic DIP
ADS7805U	±4	83	-25°C to +85°C	SOIC
ADS7805UB	±3	86	-25°C to +85°C	SOIC




Or, Call Customer Service at 1-800-548-6132 (USA Only)

		DIGITAL	
PIN#	NAME	VO	DESCRIPTION
1	V _{IN}		Analog Input. See Figure 7.
2	AGND1		Analog Ground. Used internally as ground reference point.
3	REF		Reference Input/Output. 2.2μF tantalum capacitor to ground.
4	CAP		Reference Buffer Capacitor. 2.2µF tantalum capacitor to ground.
5	AGND2		Analog Ground.
6	D15 (MSB)	0	Data Bit 15. Most Significant Bit (MSB) of conversion results. Hi-Z state when \widehat{CS} is HIGH, or when $\widehat{R/C}$ is LOW.
7	D14	0	Data Bit 14. Hi-Z state when \overline{CS} is HIGH, or when R/\overline{C} is LOW.
8	D13	0	Data Bit 13. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW.
9	D12	0	Data Bit 12. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW.
10	D11	0	Data Bit 11. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when $\overline{\text{R/C}}$ is LOW.
11	D10	0	Data Bit 10. Hi-Z state when CS is HIGH, or when R/C is LOW.
12	D9	0	Data Bit 9. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW.
13	D8	0	Data Bit 8. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW.
14	DGND		Digital Ground.
15	D7	0	Data Bit 7. Hi-Z state when \overline{CS} is HIGH, or when R/ \overline{C} is LOW.
16	D6	0	Data Bit 6. Hi-Z state when \overline{CS} is HIGH, or when R/C is LOW.
17	D5	0	Data Bit 5. Hi-Z state when CS is HIGH, or when R/C is LOW.
18	D4	О	Data Bit 4. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW.
19	D3	0	Data Bit 3. Hi-Z state when \overline{CS} is HIGH, or when R/\overline{C} is LOW.
20	D2	0	Data Bit 2. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when R/ $\overline{\text{C}}$ is LOW.
21	D1	0	Data Bit 1. Hi-Z state when \widetilde{CS} is HIGH, or when R/C is LOW.
22	D0 (LSB)	О	Data Bit 0. Lease Significant Bit (LSB) of conversion results. Hi-Z state when $\overline{\text{CS}}$ is HIGH, or when $\overline{\text{R/C}}$ is LOW.
23	BYTE	1	Selects 8 most significant bits (LOW) or 8 least significant bits (HIGH).
24	R/C	1	With \overline{CS} LOW and \overline{BUSY} HIGH, a Falling Edge on R/ \overline{C} Initiates a New Conversion. With \overline{CS} LOW, a rising edge on R/ \overline{C} enables the parallel output.
25	c s	ı	Internally OR'd with R/C. If R/C LOW, a falling edge on CS initiates a new conversion.
26	BUSY	0	At the start of a conversion, BUSY goes LOW and stays LOW until the conversion is completed and the digital outputs have been updated.
27	V_{ANA}		Analog Supply Input. Nominally +5V. Decouple to ground with 0.1µF ceramic and 10µF tantalum capacitors.
28	V _{DIG}		Digital Supply Input. Nominally +5V. Connect directly to pin 27. Must be ≤ V _{ANA} .

TABLE I. Pin Assignments.

PIN CONFIGURATION





Burr-Brown IC Data Book