## Features

- Digital Self-supervising Watchdog with Hysteresis
- Three 250-mA Output Drivers
- One Relay Driver, Two Lamp Drivers
- Lamp Drivers With Auxiliary Ground
- Short-circuit-protected Lamp Drivers
- Lamp Drivers With Status Feedback
- Enable Output
- Overvoltage/Undervoltage Detection and Reset
- All Power Outputs Protected Against Standard Transients
- All Power Outputs Protected Against 40V Load Dump
- Lamp Drivers Automatically Activated if $\mathrm{V}_{\mathrm{S}}$ is Disconnected
- Lamp Drivers Automatically Activated Via AUX GND if Standard Ground is Disconnected


## 1. Description

The ATA6809 is designed to support the fail-safe function of safety-critical systems such as ABS. It includes a relay driver, two independent short-circuit-protected lamp drivers which are supplied by redundant ground lines, two monitoring circuits for the lamp driver output voltage and output current, a watchdog controlled by an external RC network, and a reset circuit initiated by an overvoltage or undervoltage condition of the 5 V supply providing a positive and a negative reset signal.

Fail-safe IC with Relay Driver and Lamp Driver

ATA6809

Figure 1-1. Block Diagram


## 2. Pin Configuration

Figure 2-1. Pinning SO20


Table 2-1. Pin Description

| Pin | Name | Type | Function | Logic |
| :---: | :---: | :---: | :---: | :---: |
| 1 | RELI | Digital input | Activation of relay driver | Driver on: L Driver off: H |
| 2 | LA1I | Digital input | Activation of lamp driver 1 | Driver off: L Driver on: H |
| 3 | LA2I | Digital input | Activation of lamp driver 2 | Driver off: L Driver on: H |
| 4 | RELO | Open-collector driver output | Fail-safe relay driver | Driver off:--Driver on: L |
| 5,6 | GND | Supply | Standard ground |  |
| 7 | FBLA1 | Digital output | Feedback lamp 1 | See Table 3-1 on page 5 and Table 3-2 on page 5 |
| 8 | NRES | Digital output | Negative reset signal | Reset: L No reset: H |
| 9 | PRES | Digital output | Positive reset signal | Reset: H No reset: L |
| 10 | FBLA2 | Digital output | Feedback lamp 2 | See Table 3-1 on page 5 and Table 3-2 on page 5 |
| 11 | OSC | Analog input | External RC for watchdog timer |  |
| 12 | ENO | Open-collector output | Watchdog disable output | Watchdog ok: --Watchdog not ok: L |
| 13 | AUX, GND | Supply | Auxiliary ground of lamp drivers |  |
| 14 | LA2O | Open-collector driver output | Warning lamp driver | Driver off: --Driver on: L |
| 15, 16, 17 | GND | Supply | Standard ground |  |
| 18 | LA1O | Open-collector driver output | Warning lamp driver | Driver off: --Driver on: L |
| 19 | VS | Supply | 5V supply |  |
| 20 | WDI | Digital input | Watchdog trigger signal | Pulse sequence |

3. Detailed Block Diagram with External Components

Figure 3-1. Detailed Block Diagram


Table 3-1. $\quad$ Truth Table for Lamp Drivers and Lamp Feedback

| Inputs |  |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Lamp (I) | Lamp <br> Voltage | Lamp <br> Current | Lamp <br> Driver <br> Current | Lamp <br> Current | Feedback <br> Lamp |  |
| 0 | 1 | 0 | Off | Off | 1 | Output ok or open (internal pull-up) or shorted to <br> $V_{\text {Batt }}$ |
| 0 | 1 | 1 | On | Off | 1 | Output shorted to $V_{\text {Batt }}$ and faulty input level |
| 0 | 0 | 1 | On | On | 0 | Internal driver activated due to internal failure |
| 0 | 0 | 0 | Off | On | 0 | Output shorted to GND |
| 1 | 0 | 1 | On | On | 0 | Output ok |
| 1 | 1 | 1 | On | Off | 1 | Output shorted to $V_{\text {Batt }}$ |
| 1 | 1 | 0 | Off | Off | 1 | Internal driver deactivated due to internal failure or <br> thermal shutdown |
| 1 | 0 | 0 | Off | On/off | 1 | Output shorted to GND or open |

Note: $\quad$ Lamp voltage is logic 1 if output voltage > threshold voltage detection
Lamp voltage is logic 0 if output voltage < threshold voltage detection
Lamp current is logic 1 if output current > threshold current detection
Lamp current is logic 0 if output current < threshold current detection

Table 3-2. Table of Fault Detection

| Condition | Feedback Lamp |  |
| :--- | :--- | :--- |
|  | Lamp Input is 0 (Lamp Off) | Lamp Input is 1 (Lamp On) |
| Normal operation | 1 | 0 |
| Lamp output shorted to GND | 0 (= detection) | 1 (= detection) |
| Lamp output shorted to V $_{\text {Batt }}$ | 1 (= no detection) | 1 (= detection) |
| Lamp output open | 1 (= no detection) | 1 (= detection) |
| Feedback shorted to GND | 0 (= detection) | 0 (= no detection) |
| Feedback shorted to $\mathrm{V}_{\text {S }}$ | 1 (= no detection) | 1 (= detection) |
| Lamp input shorted to GND | 1 (= no detection) | 1 (= detection) |
| Lamp input shorted to $\mathrm{V}_{\mathrm{S}}$ | 0 (= detection) | 0 (= no detection) |

## 4. Fail-safe Functions

A fail-safe IC has to maintain its monitoring function even if there is a fault condition at one of the pins (for example, a short circuit). This ensures that a microcontroller system is not brought into a critical status. A critical status is reached if the system is not able to actuate a warning lamp and switch off the relay. The following table shows fault conditions for different pins during which the IC still works as a fail-safe device.

Table 4-1. Table of Fault Condition

| Pin | Function | Short to $\mathbf{V}_{\mathbf{S}}$ | Short to $\mathbf{V}_{\text {Batt }}$ | Short to GND | Open Circuit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| LA2O | Short-circuit proof driver for warning lamp | LA2O partly on | LA2O off | LA2O on | LA2O off |
| LA2I | Digital input to activate warning lamp | LA2O on | LA2O on | LA2O off | LA2O on |
| FBLA2 | Digital feedback of warning lamp | Faulty feedback | Faulty feedback | Faulty feedback | Faulty feedback |
| LA1O | Short-circuit proof driver for warning lamp | LA1O partly on | LA1O off | LA1O on | LA1O off |
| LA1I | Digital input to activate warning lamp | LA1O on | LA1O on | LA1O off | LA1O on |
| FBLA1 | Digital feedback of warning lamp | Faulty feedback | Faulty feedback | Faulty feedback | Faulty feedback |
| RELI | Digital input to activate the fail safe relay | Relay off | Relay off | Relay on | Relay off |
| WDI | Watchdog trigger input | Watchdog reset | Watchdog reset | Watchdog reset | Watchdog reset |
| OSC | Capacitor and resistor of watchdog | Watchdog reset | Watchdog reset | Watchdog reset | Watchdog reset |

## 5. Description of the Watchdog

### 5.1 Abstract

The microcontroller is monitored by a digital window watchdog which accepts an incoming trigger signal of a constant frequency for correct operation. The frequency of the trigger signal can be varied in a broad range as the watchdog's time window is determined by external RC components.

The following description refers to Figure 1-1 on page 2.
Figure 5-1. Watchdog Block Diagram


### 5.2 WDI Input (Pin 20)

The microcontroller has to provide a trigger signal with the frequency $f_{\text {wDI }}$, which is fed to the WDI input. A positive edge of $f_{\text {wDI }}$ detected by a slope detector resets the binary counter and also clocks the up/down counter. The up/down counter only counts from 0 to 3 or reverse. Each correct trigger increments the up/down counter by 1 , each wrong trigger decrements it by 1 . As soon as the counter reaches the count of 3 the RS flip-flop is set (see Figure 5-2). A missing incoming trigger signal is detected after 250 clocks of the internal watchdog frequency $f_{R C}$ (see "WD-OK Output" ) and resets the up/down counter directly.

### 5.3 RCOSC Input

The IC generates a time base (frequency $\mathrm{f}_{\mathrm{RC}}$ ) independent from the microcontroller via external RC circuitry. The watchdog's time window refers to a frequency of

$$
R C=100 \times f_{\text {WDI }}
$$

### 5.4 Reset Input

During power-on and undervoltage/overvoltage detection, a reset signal is fed to this pin. It resets the watchdog timer and sets the initial state.

### 5.5 WD-OK Output

After the up/down counter has reached 3 (see the WD state diagram, Figure 5-2 on page 7), the RS flip-flop is set and the WD-OK output becomes logic 1. This information is available for the microcontroller at the open-collector output ENO. If, on the other hand, the up/down counter is decremented to 0 , the RS flip-flop is reset, and the WD-OK output and the ENO output are disabled. The WD-OK output also controls a dual MUX stage which shifts the time window by one clock after a successful trigger, thus forming a hysteresis to provide stable conditions for the evaluation of the trigger signal "good" or "bad". The WD-OK signal is also reset if the watchdog counter is not reset after 250 clocks (missing trigger signal).

### 5.6 Watchdog State Diagram

Figure 5-2. Watchdog State Diagram


In each block, the number represents the state of the counter. "F" or "NF" indicates the fault status of the counter. Fault status is indicated by "F" and no-fault status is indicated by "NF". When the watchdog is powered up initially, the counter starts at the 0/F block (initial state). "Good" indicates that a pulse has been received whose width resides within the timing window. "Bad" indicates that a pulse has been received whose width is either too short or too long.


### 5.7 Watchdog Window Calculation

Example with recommended values
$\mathrm{C}_{\mathrm{osc}}=3.3 \mathrm{nF} \quad$ (should preferably be $10 \%$, NPO)
$R_{\text {osc }}=39 \mathrm{k} \Omega$ (may be $5 \%, R_{\text {osc }}<100 \mathrm{k} \Omega$ due to leakage current and humidity)

### 5.8 RC Oscillator

$$
\begin{aligned}
& t_{\mathrm{wDC}}(\mathrm{~s})=10^{-3} \times\left[\mathrm{C}_{\mathrm{osc}}(\mathrm{nF}) \times\left[\left(0.00078 \times R_{\mathrm{osc}}(\mathrm{k} \Omega)\right)+0.0005\right]\right] \\
& f_{\mathrm{WDC}}(\mathrm{~Hz})=1 /\left(\mathrm{t}_{\mathrm{wDC}}\right)
\end{aligned}
$$

### 5.9 Watchdog WDI

$$
\begin{aligned}
& f_{\mathrm{WDI}}(\mathrm{~Hz})=0.01 \times \mathrm{f}_{\mathrm{WDC}} \\
& \mathrm{t}_{\mathrm{WDC}}=100 \mu \mathrm{~s}->\mathrm{f}_{\mathrm{WDC}}=10 \mathrm{kHz} \\
& \mathrm{f}_{\mathrm{WDI}}=100 \mathrm{~Hz}->\mathrm{t}_{\mathrm{WDI}}=10 \mathrm{~ms}
\end{aligned}
$$

### 5.9.1 WDI Pulse Width for Fault Detection After 3 Pulses

Upper watchdog window
Minimum: $169 / f_{\text {WDC }}=16.9 \mathrm{~ms}->\mathrm{f}_{\mathrm{WDC}} / 169=59.1 \mathrm{~Hz}$
Maximum: $170 / \mathrm{f}_{\mathrm{WDC}}=17.0 \mathrm{~ms}->\mathrm{f}_{\mathrm{WDC}} / 170=58.8 \mathrm{~Hz}$
Lower watchdog window
Minimum: $79 / \mathrm{f}_{\mathrm{wDC}}=7.9 \mathrm{~ms}->\mathrm{f}_{\mathrm{WDC}} / 79=126.6 \mathrm{~Hz}$
Maximum: $80 / f_{\text {WDC }}=8.0 \mathrm{~ms}->\mathrm{f}_{\mathrm{WDC}} / 80=125.0 \mathrm{~Hz}$

### 5.9.2 WDI Dropouts for Immediate Fault Detection

Minimum: $250 / \mathrm{f}_{\mathrm{WDC}}=25 \mathrm{~ms}$
Maximum: $251 / f_{\text {WDC }}=25.1 \mathrm{~ms}$
Figure 5-3. Watchdog Timing Diagram with Tolerances

| Time/s | 79 / f WDC | $80 / f_{\text {WDC }}$ | $f_{\text {WDC }}$ | $f_{\text {WDC }}$ | / $f_{\text {WDC }}$ | 251 / f ${ }_{\text {WDC }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Watchdog window update rate is good |  |  |  |  |
| Update rate is too fast | Update rate is either too fast or good |  | Update rate is either too slow or good | Update rate is too slow | Update rate is either too slow or pulse has dropped out | Pulse has dropped out |

### 5.9.3 Remark to Reset Delay

The duration of the overvoltage or undervoltage pulse determines the enable and reset output. A pulse duration shorter than the debounce time has no effect on the outputs. A pulse longer than the debounce time results in the first reset delay. If a pulse appears during this delay, a 2nd delay time is triggered. Therefore, the total reset delay time can be longer than specified in the datasheet.

## 6. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Parameters | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage range | $\mathrm{V}_{\mathrm{S}}$ | -0.2 to +16 | V |
| AUX GND offset voltage to GND | $\mathrm{V}_{\mathrm{AUX}}$ | $\pm 1.5$ | V |
| AUX GND offset current to GND | $\mathrm{I}_{\mathrm{AUX}}$ | -600 | mA |
| Power dissipation $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V} ;$ <br> $\mathrm{T}_{\text {amb }}=125^{\circ} \mathrm{C}$ | $\mathrm{P}_{\text {tot }}$ | 700 | mW |
| Thermal resistance | $\mathrm{R}_{\text {thic }}$ | 25 | $\mathrm{~K} / \mathrm{W}$ |
| Junction temperature | $\mathrm{T}_{\mathrm{j}}$ | $\mathrm{T}_{\text {amb }}$ | 150 |
| Ambient temperature range | $\mathrm{T}_{\text {stg }}$ | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | -55 to +155 | ${ }^{\circ} \mathrm{C}$ |  |

## 7. Electrical Characteristics

$V_{S}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=-40$ to $+125^{\circ} \mathrm{C}$; reference pin is GND; $\mathrm{f}_{\text {intern }}=100 \mathrm{kHz}+50 \%-45 \%, \mathrm{f}_{\mathrm{WDC}}=10 \mathrm{kHz} \pm 10 \% ; \mathrm{f}_{\mathrm{WDI}}=100 \mathrm{~Hz}$

| Parameters | Test Conditions | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage |  |  |  |  |  |  |
| Operation range general |  | $\mathrm{V}_{\text {S }}$ | 4.5 |  | 5.5 | V |
| Operation range reset |  | $\mathrm{V}_{\text {S }}$ | 1.5 |  | 16.0 | V |
| Supply Current |  |  |  |  |  |  |
| Lamp driver on, relay off | $\begin{aligned} & \mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\text {amb }}=125^{\circ} \mathrm{C} \end{aligned}$ |  |  |  | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Lamp driver off, relay on | $\begin{aligned} & \mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\text {amb }}=125^{\circ} \mathrm{C} \end{aligned}$ |  |  |  | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Lamp driver off, relay off | $\begin{aligned} & \mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\text {amb }}=125^{\circ} \mathrm{C} \end{aligned}$ |  |  |  | $\begin{aligned} & \hline 15 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Auxiliary Ground (AUX GND) |  |  |  |  |  |  |
| AUX GND offset voltage operation range | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{amb}}=90^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{amb}}=125^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \hline-1.2 \\ -0.65 \\ -0.5 \end{gathered}$ |  | $\begin{aligned} & 1.2 \\ & 1.0 \\ & 0.8 \end{aligned}$ | V V V |
| AUX GND offset voltage to GND | $\mathrm{I}_{\text {AUX }}=-600 \mathrm{~mA}$ |  | -1.7 |  | 3.0 | V |
| Digital Inputs (LA11, LA2I, REL1 and WDI) |  |  |  |  |  |  |
| Detection low |  |  | -0.2 |  | $0.2 \times \mathrm{V}_{\text {S }}$ | V |
| Detection high |  |  | $0.7 \times \mathrm{V}_{\text {S }}$ |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{S}}+ \\ & 0.5 \mathrm{~V} \end{aligned}$ | V |
| Resistance to $\mathrm{V}_{\mathrm{S}}$ |  |  | 10 |  | 40 | k $\Omega$ |
| Input current low | Input voltage $=0 \mathrm{~V}$ |  | 100 |  | 550 | $\mu \mathrm{A}$ |
| Input current high | Input voltage $=\mathrm{V}_{\text {S }}$ |  | -5 |  | 5 | $\mu \mathrm{A}$ |

7. Electrical Characteristics (Continued)
$V_{S}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=-40$ to $+125^{\circ} \mathrm{C}$; reference pin is GND; $\mathrm{f}_{\text {intern }}=100 \mathrm{kHz}+50 \%-45 \%, \mathrm{f}_{\mathrm{WDC}}=10 \mathrm{kHz} \pm 10 \% ; \mathrm{f}_{\mathrm{WDI}}=100 \mathrm{~Hz}$

| Parameters | Test Conditions | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Outputs; Lamp Driver Feedbacks (FBLA1, FBLA2) |  |  |  |  |  |  |
| Voltage low | $1 \leq 1.6 \mathrm{~mA}$ |  | 0 |  | 0.5 | V |
| Voltage high | $\begin{aligned} & \mathrm{I} \leq 10 \mathrm{~A} \\ & 10 \mathrm{~A} \unlhd \leq 1.6 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} 0.8 \times \mathrm{V}_{\mathrm{S}} \\ 0.7 \times \\ \mathrm{V}_{\mathrm{S}}+0.1 \end{gathered}$ |  | $\mathrm{V}_{\mathrm{S}}$ | V |
| Threshold voltage detection |  |  | $0.4 \times \mathrm{V}_{\text {S }}$ |  | $0.5 \times \mathrm{V}_{\mathrm{S}}$ | V |
| Threshold current detection |  |  | 10 |  | 50 | mA |

Digital Outputs (PRES and NRES)

| Voltage high | $I \leq 100 \mathrm{~A}$ |  | $0.7 \times$ <br> $V_{S}+0.1$ |  | $V_{S}$ | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Voltage low | $1 \leq 1 \mathrm{~mA}$ |  | 0 |  | 0.3 | V |

Digital Output (ENO) with Open Collector

| Saturation voltage low | $1 \leq 25 \mathrm{~mA}$ |  | 0 |  | 0.3 | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Clamping voltage |  |  | 26 |  | 30 | V |
| Current limit low |  |  | 25 |  |  | mA |
|  | $\mathrm{~V}_{\text {ENO }}=5 \mathrm{~V}$ |  |  |  |  |  |
| Leakage current | $\mathrm{V}_{\mathrm{ENO}}=16 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{~A}$ |
|  | $\mathrm{~V}_{\text {ENO }}=26 \mathrm{~V}$ |  |  |  | 100 | $\mu \mathrm{~A}$ |

Lamp Drivers (LA1O and LA2O) with Integrated Pull-up Resistor

| Saturation voltage | $\begin{aligned} & \mathrm{I} \leq 125 \mathrm{~mA} ; \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V} \\ & \mathrm{I} \leq 125 \mathrm{~mA} ; \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \hline 0.5 \\ & 1.5 \end{aligned}$ | V |
| :---: | :---: | :---: | :---: | :---: |
| Saturation voltage 250 mA requires enhanced heat sink | $\begin{aligned} & \mathrm{I} \leq 50 \mathrm{~mA} ; \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V} \\ & \mathrm{I} \leq 50 \mathrm{~mA} ; \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V} \\ & \mathrm{I} \leq 50 \mathrm{~mA} ; \text { no } \mathrm{GND} \end{aligned}$ |  | $\begin{aligned} & \hline 1.0 \\ & 2.0 \\ & 3.0 \end{aligned}$ | V V V |
| Maximum load current | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}=90^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{amb}}=125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 250 \\ & 180 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Clamping voltage |  | 26 | 30 | V |
| Leakage current | $\begin{aligned} & V_{\text {LA1O, LA2OO }}=16 \mathrm{~V} \\ & V_{\text {LA1O, LA2O }}=26 \mathrm{~V} \end{aligned}$ |  | 1 3 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Threshold current limitation |  | 0.5 | 1.0 | A |
| Pull-up resistor |  | 2 | 17 | k $\Omega$ |
| Relay Driver (RELO) |  |  |  |  |
| Saturation voltage | $1 \leq 50 \mathrm{~mA}$ |  | 0.5 | V |
| Maximum load current | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}=90^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{amb}}=125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 250 \\ & 200 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Clamping voltage |  | 26 | 30 | V |
| Leakage current | $\begin{aligned} & V_{\text {Batt }}=16 \mathrm{~V} \\ & V_{\text {Batt }}=26 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 20 \\ 200 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |

## 7. Electrical Characteristics (Continued)

$V_{S}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=-40$ to $+125^{\circ} \mathrm{C}$; reference pin is GND; $\mathrm{f}_{\text {intern }}=100 \mathrm{kHz}+50 \%-45 \%, \mathrm{f}_{\mathrm{WDC}}=10 \mathrm{kHz} \pm 10 \% ; \mathrm{f}_{\mathrm{WDI}}=100 \mathrm{~Hz}$

| Parameters | Test Conditions | Symbol | Min. | Typ. | Max. | Unit |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset and $\mathbf{V}_{\text {S }}$ Control |  |  |  |  |  |  |  |
| Lower reset level |  | $\mathrm{V}_{\mathrm{S}}$ | 4.5 |  | 4.8 | V |  |
| Upper reset level |  | $\mathrm{V}_{\mathrm{S}}$ | 5.2 |  | 5.5 | V |  |
| Hysteresis |  |  | 25 |  |  | mV |  |
| Reset debounce time |  |  | 120 |  | 500 | $\mu \mathrm{~s}$ |  |
| Reset delay |  |  | 20 |  | 80 | ms |  |

Watchdog Timing

| Feedback reaction time (FBLA1, FBLA2) | No fault, edge at LA1I, LA21 | $t_{\text {FB }}$ | 2.56 |  | 12.8 | ms |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum lamp input toggle time for a secure feedback reaction | No fault, pulse at LA1I, LA21 | $\mathrm{t}_{\mathrm{P}, \mathrm{FB}}$ | 10.24 |  |  | ms |
| Power-on-reset prolongation time |  | $\mathrm{t}_{\text {POR }}$ | 34.3 |  | 103.1 | ms |
| Detection time for RC-oscillator fault | $\mathrm{V}_{\mathrm{RC}}=$ constant | $\mathrm{t}_{\text {RCerror }}$ | 81.9 |  | 246 | ms |
| Time interval for overvoltage/ undervoltage detection |  | $\mathrm{t}_{\mathrm{D}, \mathrm{OUV}}$ | 0.16 |  | 0.64 | ms |
| Reaction time of NRES output on overvoltage/undervoltage |  | $\mathrm{t}_{\mathrm{R}, \mathrm{Ouv}}$ | 0.187 |  | 0.72 | ms |
| Minimum toggle time for a secure broken ground detection |  | $\mathrm{t}_{\mathrm{P}, \mathrm{BGND}}$ | 13.3 |  |  | $\mu \mathrm{s}$ |
| Maximum reaction time for broken ground detection |  | $\mathrm{t}_{\mathrm{R}, \mathrm{BGND}}$ |  |  | 100 | $\mu \mathrm{s}$ |
| Nominal frequency for WDI | $\mathrm{f}_{\mathrm{RC}}=100 \times \mathrm{f}_{\text {WDI }}$ | $\mathrm{f}_{\text {WDI }}$ | 10 |  | 130 | Hz |
| Nominal frequency for RC | $\mathrm{f}_{\mathrm{WDI}}=1 / 100 \times \mathrm{f}_{\mathrm{RC}}$ | $\mathrm{f}_{\mathrm{RC}}$ | 1 |  | 13 | kHz |
| Minimum pulse duration for a secure WDI input pulse detection |  | $\mathrm{t}_{\mathrm{P}, \mathrm{WDI}}$ | 182 |  |  | $\mu \mathrm{s}$ |
| Frequency range for a correct WDI signal |  | $\mathrm{f}_{\text {WDI }}$ | 64.7 |  | 112.5 | Hz |
| Number of incorrect WDI trigger counts for locking the outputs |  | $\mathrm{n}_{\text {lock }}$ |  | 3 |  |  |
| Number of correct WDI trigger counts for releasing the outputs |  | $\mathrm{n}_{\text {release }}$ |  | 3 |  |  |
| Detection time for a stuck WDI signal | $\mathrm{V}_{\text {WDI }}=$ constant | $t_{\text {wDlerror }}$ | 24.5 |  | 25.5 | ms |

Watchdog Timing Relative to $\mathrm{f}_{\mathrm{RC}}$

| Minimum pulse duration for a securely <br> WDI input pulse detection |  |  |  | 2 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Frequency range for a correct <br> WDI signal |  |  | 80 |  | 170 |
| Hysteresis range at the <br> WDI ok margins |  |  |  | cycles |  |
| Detection time for a stuck <br> WDI signal | $\mathrm{V}_{\text {WDI }}=$ constant |  | 250 |  | cycle |

Table 7-1. $\quad$ Protection Against Transient Voltages According to ISO TR 7637-3 Level 4 (Except Pulse 5)

| Pulse | Voltage | Source Resistance $^{(1)}$ | Rise Time | Duration | Amount |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | -110 V | $10 \Omega$ | $100 \mathrm{~V} / \mathrm{s}$ | 2 ms | 15.000 |
| 2 | +110 V | $10 \Omega$ | $100 \mathrm{~V} / \mathrm{s}$ | 0.05 ms | 15.000 |
| 3 a | -160 V | $50 \Omega$ | $30 \mathrm{~V} / \mathrm{ns}$ | 0.1 s | 1 h |
| 3 b | +150 V | $50 \Omega$ | $20 \mathrm{~V} / \mathrm{ns}$ | 0.1 s | 1 h |
| 5 | 40 V | $2 \Omega$ | $10 \mathrm{~V} / \mathrm{ms}$ | 250 ms | 20 |

Note: 1. Lamp drivers: $1.2 \Omega$ lamps need to be added to the source resistance.
Relay driver: relay coil with $\mathrm{R}_{\text {min }}=70 \Omega$ need to be added to the source resistance.

### 7.1 Application Hints

a.) The lamp output pins LA1O and LA2O may need to be protected by external protection diodes (for example, BAV 202) against reversed battery, in order to avoid a reset during negative pulses.
b.) If pilot lamps with a wattage of $P>1.2 \mathrm{~W}$ are connected, external Zener diodes are mandatory.

## 8. Timing Diagrams

Figure 8-1. Watchdog in Too Fast Condition


Figure 8-2. Watchdog in Too Slow Condition


Figure 8-3. Overvoltage Condition


Figure 8-4. Undervoltage Condition


## 9. Ordering Information

| Extended Type Number | Package | Remarks |
| :--- | :---: | :--- |
| ATA6809-TGQY | SO20 special lead frame | Taped and reeled, Pb-free |

## 10. Package Information



Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

## Regional Headquarters

## Europe

Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500
Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369

## Japan

9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

## Atmel Operations

Memory<br>2325 Orchard Parkway<br>San Jose, CA 95131, USA<br>Tel: 1(408) 441-0311<br>Fax: 1(408) 436-4314<br>\section*{Microcontrollers}<br>2325 Orchard Parkway<br>San Jose, CA 95131, USA<br>Tel: 1(408) 441-0311<br>Fax: 1(408) 436-4314<br>La Chantrerie<br>BP 70602<br>44306 Nantes Cedex 3, France<br>Tel: (33) 2-40-18-18-18<br>Fax: (33) 2-40-18-19-60<br>ASIC/ASSP/Smart Cards<br>Zone Industrielle<br>13106 Rousset Cedex, France<br>Tel: (33) 4-42-53-60-00<br>Fax: (33) 4-42-53-60-01<br>1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA<br>Tel: 1(719) 576-3300<br>Fax: 1(719) 540-1759<br>Scottish Enterprise Technology Park<br>Maxwell Building<br>East Kilbride G75 0QR, Scotland<br>Tel: (44) 1355-803-000<br>Fax: (44) 1355-242-743

## RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80

Literature Requests<br>www.atmel.com/literature


#### Abstract

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use


 as components in applications intended to support or sustain life.© Atmel Corporation 2005. All rights reserved. Atmel ${ }^{\circledR}$, logo and combinations thereof, Everywhere You Are ${ }^{\circledR}$ and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

