


- Ultra Low On-Resistance
- P-Channel
- Surface Mount (IRFR9120N)
- Straight Lead (IRFU9120N)
- Advanced Process Technology
- Fast Switching
- Fully Avalanche Rated

### HEXFET® Power MOSFET



$V_{DSS} = -100V$   
 $R_{DS(on)} = 0.48\Omega$   
 $I_D = -6.6A$

### Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The D-Pak is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.

D-Pak      I-Pak  
TO-252AA    TO-251AA


### Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ -10V$	-6.6	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ -10V$	-4.2	
$I_{DM}$	Pulsed Drain Current ①	-26	
$P_D @ T_C = 25^\circ C$	Power Dissipation	40	W
	Linear Derating Factor	0.32	W/°C
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulse Avalanche Energy ②	100	mJ
$I_{AR}$	Avalanche Current ①	-6.6	A
$E_{AR}$	Repetitive Avalanche Energy ①	4.0	mJ
$dv/dt$	Peak Diode Recovery dv/dt ③	-5.0	V/ns
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	-55 to + 150	°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )	


### Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	3.1	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB mount)**	—	50	
$R_{\theta JA}$	Junction-to-Ambient	—	110	

**Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**


	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	-100	—	—	V	$V_{GS} = 0V, I_D = -250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	-0.11	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = -1\text{mA}$
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.48	$\Omega$	$V_{GS} = -10V, I_D = -3.9\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	-2.0	—	-4.0	V	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$
$g_{fs}$	Forward Transconductance	1.4	—	—	S	$V_{DS} = -50V, I_D = -4.0\text{A}$ ⑥
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	-25	$\mu\text{A}$	$V_{DS} = -100V, V_{GS} = 0V$
		—	—	-250		$V_{DS} = -80V, V_{GS} = 0V, T_J = 150^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20V$
$Q_g$	Total Gate Charge	—	—	27	nC	$I_D = -4.0\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	—	5.0		$V_{DS} = -80V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	—	15		$V_{GS} = -10V$ , See Fig. 6 and 13 ④⑥
$t_{d(on)}$	Turn-On Delay Time	—	14	—	ns	$V_{DD} = -50V$
$t_r$	Rise Time	—	47	—		$I_D = -4.0\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	28	—		$R_G = 12\Omega$
$t_f$	Fall Time	—	31	—		$R_D = 12\Omega$ , See Fig. 10 ④⑥
$L_D$	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact ⑤
$L_S$	Internal Source Inductance	—	7.5	—		
$C_{iss}$	Input Capacitance	—	350	—	pF	$V_{GS} = 0V$
$C_{oss}$	Output Capacitance	—	110	—		$V_{DS} = -25V$
$C_{rss}$	Reverse Transfer Capacitance	—	70	—		$f = 1.0\text{MHz}$ , See Fig. 5 ⑥

**Source-Drain Ratings and Characteristics**


	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	-6.6	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode) ①	—	—	-26		
$V_{SD}$	Diode Forward Voltage	—	—	-1.6		$T_J = 25^\circ\text{C}, I_S = -3.9\text{A}, V_{GS} = 0V$ ④
$t_{rr}$	Reverse Recovery Time	—	100	150	ns	$T_J = 25^\circ\text{C}, I_F = -4.0\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	420	630	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ④⑥
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$ )				

**Notes:**


- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 13\text{mH}$   $R_G = 25\Omega$ ,  $I_{AS} = -3.9\text{A}$ . (See Figure 12)
- ③  $I_{SD} \leq -4.0\text{A}$ ,  $dI/dt \leq 300\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 150^\circ\text{C}$
- ④ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ⑤ This is applied for I-PAK,  $L_S$  of D-PAK is measured between lead and center of die contact
- ⑥ Uses IRF9520N data and test conditions.




**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs.  
Case Temperature




**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms



**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current




**Fig 13a.** Basic Gate Charge Waveform




**Fig 13b.** Gate Charge Test Circuit

### Peak Diode Recovery dv/dt Test Circuit



\* Reverse Polarity of D.U.T for P-Channel




\*\*\*  $V_{GS} = 5.0V$  for Logic Level and 3V Drive Devices

**Fig 14.** For P-Channel HEXFETS

## Package Outline

### TO-252AA Outline


Dimensions are shown in millimeters (inches)



## Part Marking Information

### TO-252AA (D-Pak)


EXAMPLE : THIS IS AN IRFR120  
WITH ASSEMBLY  
LOT CODE 9U1P



## Package Outline


### TO-251AA Outline

Dimensions are shown in millimeters (inches)



## Part Marking Information

### TO-251AA (I-Pak)



## Tape & Reel Information

TO-252AA

