

DM9310/DM8310 Synchronous 4-Bit Counters

General Description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The DM9310/DM8310 are decade counters. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flipflops clocked simultaneously so that the outputs change coincident with each other when so instructed by the countenable inputs and internal gating. This mode of operating eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.


These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable input. Low-to-high transitions at the load input are perfectly acceptable regardless of the logic levels on the clock or enable inputs. The clear function is asynchronous and a low level at the clear input sets of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed-forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the $\rm Q_A$ output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low level transitions at the enable P or T inputs may occur regardless of the logic level in the clock.

FEATURES

- Direct replacement for Fairchild 9310
- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs
- Typical clock frequency 35 MHz
- Pin-for-pin replacements popular 54/74 counters 9310—54160A/74160A (decade)

Connection Diagram



Order Number DM9310J or DM8310N See NS Package Number J16A or N16A TL/F/6603-1

Absolute Maximum Ratings (Note)

Specifications for Military/Aerospace products are not contained in this datasheet. Refer to the associated reliability electrical test specifications document.

Supply Voltage 7V
Input Voltage 5.5V
Operating Free Air Temperature Range

DM93 -55°C to + 125°C

DM83 0°C to +70°C
Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter Supply Voltage		DM9310			DM8310			Units
			Min	Nom	Max	Min	Nom	Max	Ullits
Vcc			4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input	Voltage	2			2			V
V _{IL}	Low Level Input Voltage				0.8			0.8	V
ГОН	High Level Outp	ut Current			-0.8			-0.8	mA
loL	Low Level Outpu	ut Current			16			16	mA
fCLK	Clock Frequency (Note 5)		0		25	0		25	MHz
t _W	Pulse Width (Note 5)	Clock	25			25			ns
		Clear	20			20			
tsu	Setup Time (Note 5)	Data	20			20		·	ns
		Enable P	20			20			
		Load	25			25			
		Clear	20			20			
t _H	Any Hold Time (Notes 1 & 5)		0			0			ns
TA	Free Air Operating Temperature		-55		125	0		70	°C

Note 1: The minimum HOLD time is as specified or as long as the CLOCK input takes to rise from 0.8V to 2V, whichever is longer.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Con	ditions	Min	Typ (Note 1)	Max -1.5	Units V	
VI	Input Clamp Voltage	V _{CC} = Min, I _I =	= -12 mA					
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧	
V _{OL}	Low Level Output Voltage	ol Output $V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.2	0.4	٧	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I$	= 5.5V			1	mA	
l _{ін}	High Level Input	V _{CC} = Max V _I = 2.4V	CLK, EN T			80	μΑ	
	Current		Other			40		
l _{IL}	Low Level Input	V _{CC} = Max	CLK, EN T			-3.2	mA	
	Current	$V_I = 0.4V$	Other			-1.6		
los	Short Circuit	V _{CC} = Max	DM93	-20		-57	- mA	
	Output Current	(Note 2)	DM83	-18		-57		
ГССН	Supply Current with	V _{CC} = Max	DM93		59	85	mA	
	Outputs High	(Note 3)	DM83		59	94		
ICCL	Supply Current with	V _{CC} = Max	DM93		63	91	mA	
	Outputs Low	(Note 4)	DM83		63	101		

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.


Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CCH} is measured with the LOAD input high, then again with the LOAD input low, with all other inputs high and all outputs open.

Note 4: ICCL is measured with the CLOCK input high, then again with the CLOCK input low, with all other inputs low and all outputs open.

Note 5: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$ $R_L = 400\Omega$, $C_L = 15 pF$ From (Input) Symbol Parameter Units To (Output) Min Max Maximum Clock Frequency **f**MAX 25 MHz Propagation Delay Time Clock to t_{PLH} 27 ns Low to High Level Output Ripple Carry Propagation Delay Time Clock to tPHL 24 ns High to Low Level Output Ripple Carry Propagation Delay Time Clock tPLH 20 ns Low to High Level Output to Q Propagation Delay Time Clock t_{PHL} 23 ns High to Low Level Output to Q Clock Propagation Delay Time t_{PLH} 21 ns Low to High Level Output to Q t_{PHL} Propagation Delay Time Clock 25 ns to Q High to Low Level Output Propagation Delay Time Enable T to tpLH 15 ns Low to High Level Output Ripple Carry Propagation Delay Time Enable T to t_{PHL} 16 ns High to Low Level Output Ripple Carry Propagation Delay Time Clear t_{PHL} 36 ns High to Low Level Output to Q




4-267





9310/8310 Synchronous Decade Counters Typical Clear, Preset, Count and Inhibit Sequence




TL/F/6603-3

Sequence:

- (1) Clear outputs to zero.
- (2) Preset to BCD seven.
- (3) Count to eight, nine, zero, one, two, and three.
- (4) Inhibit

Parameter Measurement Information




Note A: The input pulses are supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle ≤ 50%, Z_{OUT} ≈ 50Ω, t_f ≤ 10 ns, t_f ≤ 10 ns. Vary PRR to measure f_{MAX}.

Note B: Outputs Q_D and carry are tested at $t_n + t_0$ for 9310/8310, where t_n is the bit time when all outputs are low.

Note C: $V_{REF} = 1.5V$.

Parameter Measurement Information (Continued)

Switching Time Waveforms



TL/F/6603-5 Note A: The input pulses are supplied by generators having the following characteristics: PRR \leq MHz, duty cycle \leq 50%, Z_{OUT} \approx 50 Ω , $t_r \leq$ 10 ns, $t_l \leq$ 10 ns. Note B: Enable P and enable T setup times are measured at t_{n+10} for 8310/9310.

Note C: V_{REF} = 1.5V.

4-270