


**SONY****CXK581020SP/J** -35/45/55**131072-word × 8-bit High Speed CMOS Static RAM****Description**

CXK581020SP/J are 131,072-word × 8-bit high speed CMOS static RAMs suitable for use in high speed and low power applications.

Organized as 131,072 words by 8 bits, it operates from a single 5V supply.

**Features**



- Fast access time : (Access time)  
CXK581020SP/J-35 35ns (Max.)  
CXK581020SP/J-45 45ns (Max.)  
CXK581020SP/J-55 55ns (Max.)
- Low power operation : (Operation)  
CXK581020SP/J-35, 45, 55  
300mW(Typ, Cycle = Min.)
- Single +5V supply : +5V ± 10 %
- Fully static memory --- No clock or timing strobe required.
- Equal access and cycle time.
- Directly TTL compatible : All inputs and outputs.
- Available in 32 pin 400-mil DIP and 400-mil SOJ

CXK581020SP  
32 pin DIP (Plastic)CXK581020J  
32 pin SOJ (Plastic)**Function**

131,072-word × 8-bit static RAM

**Structure**

Silicon gate CMOS IC

**Block Diagram****Pin Configuration**  
(Top View)**Pin Description**

| Symbol       | Description            |
|--------------|------------------------|
| A0 to A16    | Address input          |
| I/O0 to I/O7 | Data input output      |
| CE1, CE2     | Chip enable 1, 2 input |
| WE           | Write enable input     |
| OE           | Output enable input    |
| Vcc          | +5V Power supply       |
| GND          | Ground                 |
| NC           | No connection          |

**Absolute Maximum Ratings**

(Ta = 25 °C, GND = 0V)

| Item                         | Symbol              | Rating                           | Unit     |
|------------------------------|---------------------|----------------------------------|----------|
| Supply voltage               | V <sub>CC</sub>     | - 0.5 * to + 7.0                 | V        |
| Input voltage                | V <sub>IN</sub>     | - 0.5 * to V <sub>CC</sub> + 0.5 | V        |
| Input and output voltage     | V <sub>I/O</sub>    | - 0.5 * to V <sub>CC</sub> + 0.5 | V        |
| Allowable power dissipation  | P <sub>D</sub>      | 1.0                              | W        |
| Operating temperature        | T <sub>opr</sub>    | 0 to + 70                        | °C       |
| Storage temperature          | T <sub>stg</sub>    | - 55 to + 150                    | °C       |
| Soldering temperature * time | T <sub>solder</sub> | 260 * 10                         | °C * sec |

\* **Note)** V<sub>CC</sub>, V<sub>IN</sub>, V<sub>I/O</sub> = - 3.5V Min. for pulse width less than 20ns.**Truth Table**

| CE1 | CE2 | OE | WE | Mode           | I/O1 to I/O8 | V <sub>CC</sub> current             |
|-----|-----|----|----|----------------|--------------|-------------------------------------|
| H   | x   | x  | x  | Not selected   | High Z       | I <sub>SB1</sub> , I <sub>SB2</sub> |
| x   | L   | x  | x  | Not selected   | High Z       | I <sub>SB1</sub> , I <sub>SB2</sub> |
| L   | H   | H  | H  | Output disable | High Z       | I <sub>CC2</sub>                    |
| L   | H   | L  | H  | Read           | Data out     | I <sub>CC2</sub>                    |
| L   | H   | x  | L  | Write          | Data in      | I <sub>CC2</sub>                    |

**Note)** x : "H" or "L"**DC Recommended Operating Conditions** (Ta = 0 to + 70 °C, GND = 0V)

| Item               | Symbol          | Min.    | Typ. | Max.                  | Unit |
|--------------------|-----------------|---------|------|-----------------------|------|
| Supply voltage     | V <sub>CC</sub> | 4.5     | 5.0  | 5.5                   | V    |
| Input high voltage | V <sub>IH</sub> | 2.2     | —    | V <sub>CC</sub> + 0.3 | V    |
| Input low voltage  | V <sub>IL</sub> | - 0.3 * | —    | 0.8                   | V    |

\* **Note)** V<sub>IL</sub> = - 3.0V Min. for pulse width less than 20ns.

## Electrical Characteristics

## DC and operating characteristics

(V<sub>CC</sub> = 5V ± 10%, GND = 0V, T<sub>a</sub> = 0 to +70°C)

| Item                           | Symbol           | Test conditions                                                                                                                               | Min. | Typ.* | Max. | Unit |
|--------------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|------|-------|------|------|
| Input leakage current          | I <sub>LI</sub>  | V <sub>IN</sub> = GND to V <sub>CC</sub>                                                                                                      | -2   | —     | 2    | μA   |
| Output leakage current         | I <sub>LO</sub>  | V <sub>I/O</sub> = GND to V <sub>CC</sub> , CE1 = V <sub>IH</sub> or CE2 = V <sub>IL</sub><br>or OE = V <sub>IH</sub> or WE = V <sub>IL</sub> | -2   | —     | 2    | μA   |
| Operating power supply current | I <sub>CC1</sub> | CE1 = V <sub>IL</sub> , CE2 = V <sub>IH</sub> , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> ,<br>I <sub>OUT</sub> = 0mA              | —    | —     | —    | mA   |
| Average operating current      | I <sub>CC2</sub> | Cycle = Min., Duty = 100%, I <sub>OUT</sub> = 0mA                                                                                             | —    | —     | 130  | mA   |
| Standby current                | I <sub>SB1</sub> | CE1 ≥ V <sub>CC</sub> - 0.2V or CE2 ≤ 0.2V,<br>V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V                             | —    | 0.01  | 2    | mA   |
|                                | I <sub>SB2</sub> | CE1 = V <sub>IH</sub> or CE2 = V <sub>IL</sub> , Cycle = Min.                                                                                 | —    | —     | 55   | mA   |
| Output high voltage            | V <sub>OH</sub>  | I <sub>OH</sub> = -4.0mA                                                                                                                      | 2.4  | —     | —    | V    |
| Output low voltage             | V <sub>OL</sub>  | I <sub>OL</sub> = 8.0mA                                                                                                                       | —    | —     | 0.4  | V    |

\* **Note)** V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C

## I/O capacitance

(T<sub>a</sub> = 25°C, f = 1MHz)

| Item              | Symbol           | Test Conditions       | Min. | Max. | Unit |
|-------------------|------------------|-----------------------|------|------|------|
| Input capacitance | C <sub>IN</sub>  | V <sub>IN</sub> = 0V  | —    | 7    | pF   |
| I/O capacitance   | C <sub>I/O</sub> | V <sub>I/O</sub> = 0V | —    | 7    | pF   |


**Note)** This parameter is sampled and is not 100% tested.

## AC characteristics

• **AC test conditions** (V<sub>CC</sub> = 5V ± 10%, T<sub>a</sub> = 0 to +70°C)

| Item                             | Conditions             |
|----------------------------------|------------------------|
| Input pulse high level           | V <sub>IH</sub> = 3.0V |
| Input pulse low level            | V <sub>IL</sub> = 0V   |
| Input rise time                  | tr = 5ns               |
| Input fall time                  | tf = 5ns               |
| Input and output reference level | 1.5V                   |
| Output load                      | Fig. 1                 |

Output Load (1)



Output Load (2)\*2


\*1. C<sub>L</sub> includes scope and jig capacitances.\*2. For t<sub>LZ1</sub>, t<sub>LZ2</sub>, t<sub>OLZ</sub>, t<sub>HZ1</sub>, t<sub>HZ2</sub>, t<sub>OHZ</sub>, t<sub>OW</sub>, t<sub>WHZ</sub>

Fig. 1

## • Read cycle

| Item                                                              | Symbol                                 | -35  |      | -45  |      | -55  |      | Unit |
|-------------------------------------------------------------------|----------------------------------------|------|------|------|------|------|------|------|
|                                                                   |                                        | Min. | Max. | Min. | Max. | Min. | Max. |      |
| Read cycle time                                                   | t <sub>RC</sub>                        | 35   | —    | 45   | —    | 55   | —    | ns   |
| Address access time                                               | t <sub>AA</sub>                        | —    | 35   | —    | 45   | —    | 55   | ns   |
| Chip enable access time ( $\overline{\text{CE1}}$ )               | t <sub>CO1</sub>                       | —    | 35   | —    | 45   | —    | 55   | ns   |
| Chip enable access time (CE2)                                     | t <sub>CO2</sub>                       | —    | 35   | —    | 45   | —    | 55   | ns   |
| Output enable to output valid                                     | t <sub>OE</sub>                        | —    | 20   | —    | 25   | —    | 30   | ns   |
| Output hold from address change                                   | t <sub>OH</sub>                        | 5    | —    | 5    | —    | 5    | —    | ns   |
| Chip enable to output in low Z ( $\overline{\text{CE1}}$ , CE2)   | t <sub>LZ1</sub> *, t <sub>LZ2</sub> * | 5    | —    | 5    | —    | 5    | —    | ns   |
| Output enable to output in low Z ( $\overline{\text{OE}}$ )       | t <sub>OLZ</sub> *                     | 0    | —    | 0    | —    | 0    | —    | ns   |
| Chip disable to output in high Z ( $\overline{\text{CE1}}$ , CE2) | t <sub>HZ1</sub> *, t <sub>HZ2</sub> * | 0    | 15   | 0    | 20   | 0    | 25   | ns   |
| Chip disable to output in high Z ( $\overline{\text{OE}}$ )       | t <sub>OHZ</sub> *                     | 0    | 15   | 0    | 20   | 0    | 25   | ns   |
| Chip enable to power up time ( $\overline{\text{CE1}}$ , CE2)     | t <sub>PU</sub>                        | 0    | —    | 0    | —    | 0    | —    | ns   |
| Chip enable to power down time ( $\overline{\text{CE1}}$ , CE2)   | t <sub>PD</sub>                        | —    | 35   | —    | 45   | —    | 55   | ns   |


## • Write cycle

| Item                                                                     | Symbol             | -35  |      | -45  |      | -55  |      | Unit |
|--------------------------------------------------------------------------|--------------------|------|------|------|------|------|------|------|
|                                                                          |                    | Min. | Max. | Min. | Max. | Min. | Max. |      |
| Write cycle time                                                         | t <sub>WC</sub>    | 35   | —    | 45   | —    | 55   | —    | ns   |
| Address valid to end of write                                            | t <sub>AW</sub>    | 30   | —    | 40   | —    | 45   | —    | ns   |
| Chip enable to end of write                                              | t <sub>CW</sub>    | 30   | —    | 40   | —    | 45   | —    | ns   |
| Data to write time overlap                                               | t <sub>DW</sub>    | 18   | —    | 20   | —    | 25   | —    | ns   |
| Data hold from write time                                                | t <sub>DH</sub>    | 0    | —    | 0    | —    | 0    | —    | ns   |
| Write pulse width                                                        | t <sub>WP</sub>    | 30   | —    | 35   | —    | 40   | —    | ns   |
| Address set up time                                                      | t <sub>AS</sub>    | 0    | —    | 0    | —    | 0    | —    | ns   |
| Write recovery time ( $\overline{\text{WE}}$ , $\overline{\text{CE1}}$ ) | t <sub>WR1</sub>   | 3    | —    | 3    | —    | 3    | —    | ns   |
| Write recovery time (CE2)                                                | t <sub>WR2</sub>   | 5    | —    | 5    | —    | 5    | —    | ns   |
| Output active from end of write                                          | t <sub>OW</sub> *  | 5    | —    | 5    | —    | 5    | —    | ns   |
| Write to output in high Z                                                | t <sub>WHZ</sub> * | 0    | 15   | 0    | 15   | 0    | 15   | ns   |


\* Transition is measured  $\pm 500\text{mV}$  from steady voltage with specified loading in Fig. 1 (2). This parameter is sampled and not 100% tested.

## Timing Waveform


- Read cycle (1) :  $\overline{CE1} = \overline{OE} = V_{IL}$ ,  $CE2 = V_{IH}$ ,  $\overline{WE} = V_{IH}$




- Read cycle (2) :  $\overline{WE} = V_{IH}$




- Write cycle (1) :  $\overline{WE}$  control



• Write cycle (2) :  $\overline{\text{CE1}}$  control




• Write cycle (3) :  $\text{CE2}$  control




**Note)** During I/O pins are in the output state, the data input signals of opposite phase to the output must not be applied.

## Example of Representative Characteristics


Supply current vs. Supply voltage




Supply current vs. Ambient temperature




Supply current vs. Cycle time




Standby current vs. Ambient temperature




Standby current vs. Supply voltage




Standby current vs. Ambient temperature




Access time vs. Supply voltage

 $V_{CC}$  - Supply voltage (V)


Access time vs. Ambient temperature

 $T_a$  - Ambient temperature ( $^{\circ}\text{C}$ )


Access time vs. Load capacitance

 $C_L$  - Load capacitance (pF)


Input voltage level vs. Supply voltage

 $V_{CC}$  - Supply voltage (V)

Output current vs. Output voltage



 $V_{OL}$  - Output voltage (V)

Output current vs. Output voltage

 $V_{OH}$  - Output voltage (V)



## Package Outline Unit : mm

CXK581020SP 32 pin DIP (Plastic) 400mil 3.2g



|            |                  |
|------------|------------------|
| SONY NAME  | DIP-32P-02       |
| EIAJ NAME  | *DIP032-P-0400-A |
| JEDEC CODE |                  |

CXK581020J 32 pin SOJ (Plastic) 400mil 1.3g



|            |                  |
|------------|------------------|
| SONY NAME  | SOJ-32P-01       |
| EIAJ NAME  | *SOJ032-P-0400-A |
| JEDEC CODE |                  |