



# 1:1 Active HDMI<sup>TM</sup> Redriver with Optimized Equalization & I<sup>2</sup>C Buffer and RxTerm detection circuitry

#### **Features**

- Supply voltage,  $V_{DD} = 3.3V \pm 5\%$
- Support for both DVI and  $HDMI^{\text{TM}}$  signals
- Supports both AC-coupled and DC-coupled inputs
- Supports Deep Color<sup>TM</sup>
- High Performance, up to 2.5 Gbps per channel
- 5V Tolerance on I<sup>2</sup>C path
- Integrated 50-ohm (±10%) termination resistors at each high speed signal input
- Integrated Rx termination detection circuit
- Configurable output swing control (400mV, 500mV, 600mV, 750mV, 1000mV)
- Configurable Pre-Emphasis levels (0dB, 1.5dB, 3.5dB, & 6.0dB, 9.0dB)
- Configurable De-Emphasis (0dB, -3.5dB, -6.0dB, -9.5dB)
- Optimized Equalization
   Single default setting will support all cable lengths
- 8kV Contact ESD protection on all input data/clock channels per IEC61000-4-2
- Hot insertion support on output high speed pins & SCL/SDA pins only
- Propagation delay  $\leq 1$ ns
- · High Impedance Outputs when disabled
- Packaging (Pb-free & Green): 42-contact TQFN (ZH42)

## **Description**

Pericom Semiconductor's PI3HDMI101-B 1:1 active redriver circuit is targeted for high-resolution video networks that are based on DVI/HDMI™ standards and TMDS signal processing. The PI3HDMI101-B is an active redriver with Hi-Z outputs. The device receives differential signals from selected video components and drives the video display unit. This solution also provides a unique advanced pre-emphasis technique to increase rise and fall times which are reduced during transmission across long distances.

Each complete HDMI™/DVI channel also has slower speed, side band signals, that are required to be switched. Pericom's solution provides a complete solution by integrating the side band buffer together with the high speed buffer in a single solution. Using Equalization at the input of each of the high speed channels, Pericom can successfully eliminate deterministic jitter caused by long cables from the source to the sink. The elimination of the deterministic jitter allows the user to use much longer cables (up to 25 meters).

The maximum DVI/HDMI™ Bandwidth of 2.5 Gbps provides 36-bit deep color™ support, which is offered by HDMI™ revision 1.3. The PI3HDMI101-B also provides enhanced robust ESD/EOS protection of 8kV, which is required by many consumer video networks today.

The Optimized Equalization provides the user a single optimal setting that can provide HDMI<sup>™</sup> compliance for all cable lengths: 1meter to 20meters and color depths of 8bit/ch, or 12bit/ch.

Pericom also offers the abiility to fine tune the equalization settings in situations where cable length is known. For example, if 25meter cable length is required, Pericom's solution can be adjusted to 16dB EQ to accept 25meter cable length.

Using Pericom's patent-pending Rx termination detection circuit, PI3HDMI101-B can automatically disable its own input 50ohm termination when no 50-ohm termination is detected in the HDMI Rx chipset. If a switch is used between the PI3HDMI101-B and the HDMI Rx, our part can detect the 50ohm termination in the switch to determine if our input should be off or on.


08-0013

1

03/24/08




# Pin Configuration




## **TMDS Receiver Block**

Each high speed data and clock input has integrated equalization that can eliminate deterministic jitter caused by input cables. All activity can be configured using pin strapping. The Rx block is designed to receive all relevant signals directly from the HDMI™ connector without any additional circuitry, 3 High speed TMDS data, 1 pixel clock, and DDC signals. TMDS channels have the following temination scheme for Rx Sense support. The switching between 50ohm termination vs. 250Kohm termination is done automatically. The PI3HDMI101-B monitors the 50-ohm termination in the Rx chipset behind our part, and when this 50ohm termination is not present, we disable our 50ohm termination at our input.





# I<sup>2</sup>C Buffer



# **Functional Truth Tables**

IADJ	External Pull-Up Range
Н	$1$ K $\Omega$ to 2K $\Omega$ (HDMI spec)
L	$> 3K\Omega$ (4.7K $\Omega$ typically)

DDC_EN	Port T / Port R (if no external pull-up resistor
L	Hi-Z (I2C buffer disable)
Н	(I2C buffer enable)




# **Pin Description**

Pin #	Pin Name	I/O	Description
5, 8, 11, 14	IN_CLK+, IN_D0+, IN_D1+, IN_D2+	I	TMDS Positive inputs
4, 7, 10, 13	IN_CLK-, IN_D0-, IN_D1-, IN_D2-	I	TMDS Negative inputs
3, 9, 15, 24, 30, 36	GND	P	Ground
18	ŌĒ	I	Output Enable, Active LOW
41	SCL_R	I/O	DDC Clock , Source Side
40	SDA_R	I/O	DDC Data, Source Side
6, 12, 16, 23, 27, 33, 37	$V_{ m DD}$	P	3.3V Power Supply
34, 31, 28, 25	OUT_CLK+, OUT_D0+, OUT_D1+, OUT_D2+	О	TMDS positive outputs
35, 32, 29, 26	OUT_CLK-, OUT_D0-, OUT_ D1-, OUT_D2-	О	TMDS negative outputs
1, 2	EQ_S0, EQ_S1	I	Equalizer controls, both pins with internal pull-ups
19, 20, 21, 22	OC_S0, OC_S1, OC_S2, OC_S3	I	Output buffer controls Note: All 4 pins have internal pull-ups
17	DDC_EN	I	I2C path enable
38	SCL_T	I/O	DDC Clock, Sink side
39	SDA_T	I/O	DDC Data, Sink side
42	IADJ	I	High/Low Voltage Selection, depends on I2C external pull-up range

HDMI Licensing, LLC in the United States and other countries.



Complete high speed input Rx block is as follows:(1)





# **Truth Table**

ŌĒ	Function
0	Active
1	All TMDS outputs are Hi-Z

# **Truth Table 1**

OC_S3 <sup>(2)</sup>	OC_S2 <sup>(2)</sup>	OC_S1 <sup>(2)</sup>	OC_S0 <sup>(2)</sup>	Vswing(mv)	Pre/de-emphasis
1	1	1	1	500	0dB
1	1	1	0	600	0dB
1	1	0	1	750	0dB
1	1	0	0	1000	0dB
1	0	1	1	500	0dB
1	0	1	0	500	1.5dB
1	0	0	1	500	3.5dB
1	0	0	0	500	6dB
0	1	1	1	400	0dB
0	1	1	0	400	3.5dB
0	1	0	1	400	6dB
0	1	0	0	400	9dB
0	0	1	1	1000	0dB
0	0	1	0	666	-3.5dB
0	0	0	1	500	-6dB
0	0	0	0	333	-9dB

# **EQ Setting Value Logic Table**

•		
EQ_S1 <sup>(2)</sup>	EQ_S0 <sup>(2)</sup>	Gain (dB)
1	1	Optimized Equalization (Default Setting)
1	0	8
0	1	3
0	0	15

#### Notes:

- 1. External pull-ups are required along SCL/SDA path
- 2. Internal 100Kohm pull-ups



# **Maximum Ratings**

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	65°C to +150°C
Supply Voltage to Ground Potential	0.5V to +4.0V
DC Input Voltage	0.5V to V <sub>DD</sub>
DC Output Current	120mA
Power Dissipation	1.0W

#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **Recommended Operating Conditions**

Symbol	Parameter	Min.	Typ.	Max.	Units
V <sub>DD</sub>	Supply Voltage	3.135	3.3	3.465	V
T <sub>A</sub>	Operating free-air temperature	0		70	°C
TMDS Diff	erential Pins				
$V_{\mathrm{ID}}$	Receiver peak-to-peak differential input voltage	150		1560	mVp-p
V <sub>IC</sub>	Input common mode voltage	2		$V_{DD} + 0.01$	V
V <sub>DD</sub>	TMDS output termination voltage	3.135	3.3	3.465	V
R <sub>T</sub>	Termination resistance	45	50	55	ohm
	Signaling rate	0		2.5	Gbps
Control Pin	$s (OC_Sx, EQ_Sx, \overline{OE}, DDC_EN)$				
V <sub>IH</sub>	LVTTL High-level input voltage	2		$V_{\mathrm{DD}}$	N/
V <sub>IL</sub>	LVTTL Low-level input voltage	GND		0.8	V
DDC Pins (S	SCL_R, SCL_T, SDA_R, SDA_T)				
V <sub>I(DDC)</sub>	Input voltage	GND		5.5	V
I <sup>2</sup> C Pins (SC	CL_T, SDA_T)				
V <sub>IH</sub>	High-level input voltage	0.7 x V <sub>DD</sub>		5.5	V
V <sub>IL</sub>	Low-level input voltage	-0.5		0.3 x V <sub>DD</sub>	V
V <sub>ICL</sub>	Low-level input voltage contention (1)	-0.5		0.4	V
I <sup>2</sup> C Pins (SC	CL_R, SDA_R)	•			
V <sub>IH</sub>	High-level input voltage	0.7 x V <sub>DD</sub>		5.5	V
V <sub>IL</sub>	Low-level input voltage	-0.5		0.3 x V <sub>DD</sub>	V

#### Notes:

1.  $V_{IL}$  specification is for the first low level seen by the SCL/SDA lines.  $V_{ICL}$  is for the second and subsequent low levels seen by the SCL\_T/SDA\_T lines.



# **TMDS Compliance Test Results**

Item	HDMI 1.3 Spec	Pericom Product Spec
<b>Operating Conditions</b>		•
Termination Supply Voltage, V <sub>DD</sub>	3.3V ≤ 5%	3.30 ± 5%
Terminal Resistance	50-ohm ± 10%	45 to 55-ohm
Source DC Characteristics at TP1		
Single-ended high level output voltage, VH	$V_{DD} \pm 10 \text{mV}$	$V_{DD}\pm10mV$
Single-ended low level output voltage, VL	$(V_{DD} - 600 \text{mV}) \le \text{VL} \le (V_{DD} - 400 \text{mV})$	$ \begin{array}{c} (\ V_{DD}  600\text{mV}) \leq \text{VL} \leq (\ V_{DD}  \\ 400\text{mV}) \end{array} $
Single-ended output swing voltage, Vswing	$400 \text{mV} \le \text{Vswing} \le 600 \text{mV}$	$400 \text{mV} \le \text{Vswing} \le 600 \text{mV}$
Single-ended standby (off) output voltage, Voff	$V_{DD} \pm 10 mV$	$V_{DD} \pm 10 \text{mV}$
Transmitter AC Characteristics at TP1		•
Risetime/Falltime (20%-80%)	$75ps \le Risetime/Falltime \le 0.4 \text{ Tbit}$ $(75ps \le tr/tf \le 242ps)         $	240ps
Intra-Pair Skew at Transmitter Connector, max	0.15 Tbit (90.9ps @ 1.65 Gbps)	60ps max
Inter-Pair Skew at Transmitter Connector, max	0.2 Tpixel (1.2ns @ 1.65 Gbps)	100ps max
Clock Jitter, max	0.25 Tbit (151.5ps @ 1.65 Gbps)	82ps max
Sink Operating DC Characteristics at TP2		
Input Differential Voltage Level, Vdiff	150 ≤ Vdiff ≤ 1200mV	$150 \text{mV} \le \text{V}_{DIFF} \le 1200 \text{mV}$
Input Common Mode Voltage Level, V <sub>ICM</sub>	$\begin{array}{l} (\ V_{DD} \mbox{ - } 300mV) \leq Vicm \leq (\ V_{DD} \mbox{-} \\ 37.5mV) \\ Or \\ V_{DD} \pm 10\% \end{array}$	$ \begin{array}{l} (\ V_{DD}  300 mV) \leq Vicm \leq (\ V_{DD}  \\ 37.5 mV) \\ Or \\ V_{DD} \pm 10\% \end{array} $
Sink DC Characteristics When Source Disable	ed or Disconnected at TP2	
Differential Voltage Level	$V_{DD} \pm 10 \text{mV}$	$V_{DD} \pm 10 \text{mV}$



	Characteristics (over recommended of					
Symbol	Parameter	Test Conditions	Min.	<b>Typ.</b> <sup>(1)</sup>	Max.	Units
$I_{CC}$	Supply Current	$V_{IH} = V_{DD}$ , $V_{IL} = V_{DD}$ - 0.4V, $R_T = 50$ -ohm, $V_{DD} = 3.3V$ Data Inputs = 1.65 Gbps HDMI data		120		mA
$P_{\mathrm{D}}$	Power Dissipation	pattern CLK Inputs = 165 MHz clock OC_Sx = Low, x = 0,1,2,3		400		mW
$I_{CCQ}$	Standby Current	$\overline{OE}$ = HIGH, $V_{DD}$ = 3.3V, RxSense = LOW		8		mA
TMDS Dif	ferential Pins			•		
$V_{\mathrm{OH}}$	Single-ended high-level output voltage		V <sub>DD</sub> - 10		V <sub>DD</sub> + 10	
V <sub>OL</sub>	Single-ended low-level output voltage		V <sub>DD</sub> - 600		V <sub>DD</sub> - 400	mV
V <sub>swing</sub>	Single-ended output swing voltage	V 2 2V P 50 ohm	400		600	
V <sub>OD(O)</sub>	Overshoot of output differential voltage	$V_{DD} = 3.3V$ , $R_T = 50$ -ohm Pre-emphasis/De-emphasis = 0dB		6%	15%	2x
V <sub>OD(U)</sub>	Undershoot of output differential voltage			12%	25%	V <sub>swing</sub>
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states			0.5	5	mV
$ I_{(OS)} $	Short circuit output current				12	mA
V <sub>ODE(SS)</sub>	Steady state output differential voltage	$OC_Sx = GND$ , Data Inputs = 250	560		840	
V <sub>ODE(PP)</sub>	Peak-to-peak output differential voltage	Mbps HDMI data pattern, 25 MHz pixel clock	800		1200	mVp-p
V <sub>I(open)</sub>	Single-ended input voltage under high impedance input or open input	$I_I = 10 \mu A$	V <sub>DD</sub> - 10		V <sub>DD</sub> + 10	mV
R <sub>INT</sub>	Input termination resistance	$V_{IN} = 2.9V$	45	50	55	ohm
Control Pi	ns (OE, DDC_EN, IADJ)					
$I_{\mathrm{IH}}$	High-level digital input current	V <sub>IH</sub> = 2V or V <sub>DD</sub>	-10		10	μА
$I_{\mathrm{IL}}$	Low-level digital input current	$V_I = GND \text{ or } 0.8 \text{ V}$	-10		10	μА
I <sup>2</sup> C Pins (S	CL_T, SDA_T) (T Port)		•			
T.,	Innut lealrage aurent	$V_{\rm I} = 5.5 \ { m V}$	-50		50	
$I_{ikg}$	Input leakage current	$V_{I} = V_{DD}$	-10		10	μA
$I_{OH}$	High-level output current	$V_{O} = 3.6 \text{ V}$	-10		10	μА
$I_{\mathrm{IL}}$	Low-level input current	V <sub>IL</sub> = GND	-40		40	μА
$V_{OL}$	Low-level output voltage	$I_{OL} = 2.5 \text{ mA}$ IADJ = H	0.65		0.9	V
C <sub>IO</sub>	Input/output canacitance	$V_I = 5.0 \text{ V or } 0 \text{ V, Freq} = 100 \text{kHz}$			25	pF
CIO	Input/output capacitance	$V_I = 3.0 \text{ V or } 0 \text{ V, Freq} = 100 \text{kHz}$			10	pr
$V_{OH(TTL)^1}$	TTL High-level output voltage	$I_{OH} = -8 \text{ mA}$	2.4			V
V <sub>OL(TTL)</sub> 1	TTL Low-level output voltage	$I_{OL} = 8 \text{ mA}$			0.4	V

1. Voh/Vol of external driver at the R and T ports.

(Table Continued)

9

PS8956A



I <sup>2</sup> C Pins	I <sup>2</sup> C Pins (SCL_R, SDA_R) (R Port)						
т.,	Input leakage current	$V_{I} = 5.5 \text{ V}$	-50		50	μА	
I <sub>ikg</sub>		$V_I = V_{DD}$	-10		10		
I <sub>OH</sub>	High-level output current	$V_{O} = 3.6 \text{ V}$	-10		10	μА	
$I_{\mathrm{IL}}$	Low-level input current	$V_{IL} = GND$	-10		10	μА	
V <sub>OL</sub>	Low-level output voltage	$I_{OL} = 4 \text{ mA}, IADJ = H$			0.2	V	
C-	Input capacitance	$V_I = 5.0 \text{ V or } 0 \text{ V, Freq} = 100 \text{kHz}$			25	nE	
$C_{\rm I}$		$V_I = 3.0 \text{ V or } 0 \text{ V, Freq} = 100 \text{kHz}$			10	pF	

Switching Characteristics (over recommended operating conditions unless otherwise noted)

Symbol	Parameter	<b>Test Conditions</b>	Min.	<b>Typ.</b> <sup>(1)</sup>	Max.	Units
TMDS D	ifferential Pins					
tpd	Propagation delay				2000	
$t_r$	Differential output signal rise time (20% - 80%)		75		240	
$t_{\mathbf{f}}$	Differential output signal fall time (20% - 80%)	$V_{DD} = 3.3V$ , $R_T = 50$ -ohm, pre-emphasis/de-emphasis = 0dB	75		240	
t <sub>sk(p)</sub>	Pulse skew			10	50	]
$t_{sk(D)}$	Intra-pair differential skew			23	50	
$t_{sk(o)}$	Inter-pair differential skew <sup>(2)</sup>				100	ps
t <sub>jit(pp)</sub>	Peak-to-peak output jitter from TMDS clock channel	pre-emphasis/de-emphasis = 0dB, Data Inputs = 1.65 Gbps HDMI data		15	30	
t <sub>jit(pp)</sub>	Peak-to-peak output jitter from TMDS data channel	pattern CLK input = 165 MHz clock		18	50	
$t_{DE}$	De-emphasis duration	de-emphasis = -3.5dB, Data Inputs = 250 Mbps HDMI data pattern, CLK output = 25 MHz clock		240		
$t_{SX}$	Select to switch output				10	
t <sub>en</sub>	Enable time				200	ns
t <sub>dis</sub>	Disable time				10	1
I2C PINS	(SCL_R, SDA_R, SCL_T, SDA_T)		•			
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output SCL_T/SDA_T to SCL_R/SDA_R	$\begin{aligned} \text{IADJ} &= \text{V}_{\text{DD}} \\ \text{C}_{\text{LOAD}} &= 300 \text{ pF} \end{aligned}$			500	
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output SCL_T/SDA_T to SCL_R/SDA_R	Tbuffer: Rpu = 2K, Vpu = 3.0V			136	
$t_{\rm PLH}$	Propagation delay time, low-to-high-level output SCL_T/SDA_T to SCL_R/SDA_R	Rbuffer: Rpu = 1.2K, Vpu = 3.3V or			450	
$t_{ m PHL}$	Propagation delay time, high-to-low-level output SCL_T/SDA_T to SCL_R/SDA_R	$Rpu = 1.8K, Vpu = 5V$ $IADJ = GND$ $C_{LOAD} = 100 pF$			136	ns
$t_r$	SCL_T/SDA_T Output signal rise time				999	
$t_{\mathrm{f}}$	SCL_T/SDA_T Output signal fall time	]			90	
t <sub>r</sub>	SCL_R/SDA_R Output signal rise time	See Fig. A			999	
$t_{\mathrm{f}}$	SCL_R/SDA_R Output signal fall time				90	1



t <sub>set</sub>	Enable to start condition		6	10	ſ
t <sub>hold</sub>	Enable after stop condition		6	10	




Figure A. I<sup>2</sup>C Timing Test Circuit and Definition



# **Application Information**


## Supply Voltage

All V<sub>DD</sub> pins are recommended to have a 0.01uF capacitor tied from V<sub>DD</sub> to GND to filter supply noise

### TMDS inputs

Standard TMDS terminations have already been integrated into Pericom's PI3HDM101-A device. Therefore, external terminations are not required. Any unused port must be left floating and not tied to GND.

# Package Mechanical: 42-pin, Low Profile Quad Flat Package (ZH42)



#### 06-02:19

# **Ordering Information**

Ordering Code	Package Code	Package Description
PI3HDMI101-BZHE	ZH	42-pin, Pb-free & Green TQFN

#### **Notes:**

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- Adding an X Suffix = Tape/Reel
- HDMI & Deep Color are trademarks of Silicon Image

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com





1:1 Active HDMI<sup>™</sup> Redriver with Optimized Equalization & I<sup>2</sup>C Buffer and RxTerm detection circuitry

HDMI Licensing, LLC, a wholly owned subsidiary of Silicon Image, Inc., is the agent responsible for licensing the HDMI Specification, promoting the HDMI standard and providing education on the benefits of HDMI to retailers and consumers. The HDMI Specification was developed by Sony, Hitachi, Thomson (RCA), Philips, Matsushita (Panasonic), Toshiba and Silicon Image as the digital interface standard for the consumer electronics market. The HDMI specification combines uncompressed high-definition video and multi-channel audio in a single digital interface to provide crystal-clear digital quality over a single cable. For more information about HDMI, please visit www.hdmi.org