

## **DATA SHEET**

## 80C154/83C154

# CMOS SINGLE-CHIP 8 BIT MICROCONTROLLER

80C154: ROMLESS VERSION OF THE 83C154

■ 80C154/83C154 : 0 TO 12 MHz

■ 80C154/83C154-1:0 TO 16 MHz

80C154/83C154-L: 0 TO 6 MHz

WITH 2,7 V < V $_{\infty}$  < 5,5 V

■ 83C154F: 83C154 WITH PROTECTED ROM

## **FEATURES**

- POWER CONTROL MODES
- 256 x 8 BIT RAM
- 16 K BYTES OF ROM
- 32 PROGRAMMABLE I/O LINES (PROGRAMMA-BLE IMPEDANCE)
- THREE 16 BIT TIMER/COUNTERS (INCLUDING WATCH DOG AND 32 BIT TIMER)
- 64 K PROGRAM MEMORY SPACE

- FULLY STATIC DESIGN
- HIGH PERFORMANCE CMOS PROCESS
- BOOLEAN PROCESSOR
- 6 INTERRUPT SOURCES
- PROGRAMMABLE SERIAL PORT
- 64 K DATA MEMORY SPACE
- TEMPERATURE RANGE: COMMERCIAL, INDUSTRIAL, AUTOMOTIVE AND MILITARY

## INTRODUCTION

The MHS 83C154 retains all the features of the MHS 80C52 with extended ROM capacity (16 K bytes), 256 bytes of RAM, 32 I/O lines, a 6-source 2-level interrupts, a full duplex serial port, an on-chip oscillator and clock circuits, three 16 bit timers with extra features: 32 bit timer and watch dog functions. Timer 0 and 1 can be configured by program to implement a 32 bit timer. The watch dog function can be activated either with timer 0, or timer 1 or both together (32 bit timer).

In addition, the 83C154 has two software selectable modes of reduced activity for further reduction of power consumption. In the Idle Mode, the CPU is frozen while the RAM is saved, and the timers, the serial port, and the interrupt system continue to function. In the Power Down Mode, the RAM is saved and the timers, serial port and interrupts continue to function when driven by external clocks. In addition as for the MHS 80C51/C52, the stop clock mode is also available.

5

The information contained herein is subject to change without notice. No responsibility is assumed by MATRA MHS SA for using this publication and/or circuits described herein: nor for any possible infringements of patents or other rights of third parties which may result from its use.

## **INTERFACE**

### **PIN CONFIGURATION**




Figure 1.



#### PIN DESCRIPTION

## Vss

Circuit ground potential.

#### Vcc

Supply voltage during normal, Idle, and Power Down operation.

## PORT 0

Port 0 is an 8-bit open drain bi-directional I/O port. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs.

Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data Memory. In this application it uses strong internal pullups when emitting 1's. Port 0 also outputs the code bytes during program verification in the 83C154. External pullups are required during program verification. Port 0 can sink eight LS TTL inputs.

## PORT 1

Port 1 is an 8 bit bi-directional I/O port with internal pullups. Port 1 pins that have 1's written to them are pulled high by the internal pullups, an in that state can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (IIL, on the data sheet) because of the internal pullups.

Port 1 also receives the low-order address byte during program verification. In the 83C154, Port 1 can sink/source three LS TTL inputs. It can drive CMOS inputs without external pullups.

2 inputs of PORT 1 are also used for timer/counter 2: P1.0 [T2]: External clock input for timer/counter 2. P1.1 [T2EX]: A trigger input for timer/counter 2, to be reloaded or captured causing the timer/counter 2 interrupt.

#### PORT 2

Port 2 is an 8-bit bi-directional I/O port with internal pullups. Port 2 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (ILL, on the data sheet) because of the internal pullups. Port 2 emits the high-order address byte during fetches from external Program Memory and during accesses to external Data Memory that use 16 bit addresses (MOVX @ DPTR). In this application, it uses strong internal pullups when emitting 1's. During accesses to external Data Memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register.

It also receives the high-order address bits and control signals during program verification in the 83C154. Port 2 can sink/source three LS TTL inputs. It can drive CMOS inputs without external pullups.

### PORT 3

Port 3 is an 8 bit bi-directional I/O port with internal pullups. Port 3 pins that have 1's written to them are pulled high by the internal pullups, and in that state can

be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (ILL, on the data sheet) because of the pullups. It also serves the functions of various special features of the MHS 51 Family, as listed below.

Port Pin	Alternate Function
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INTO (external interrupt 0)
P3.3	INT1 (external interrupt 1)
P3.4	TD (Timer 0 external input)
P3.5	T1 (Timer 1 external input)
P3.6	WR (external Data Memory write strobe)
P3.7	RD (external Data Memory read strobe)

Port 3 can sink/source three LS TTL inputs. It can drive CMOS inputs without external pullups.

#### RST

A high level on this for two machine cycles while the oscillator is running resets the device. An internal pull-down resistor permits Power-On reset using only a capacitor connected to  $V_{CC}$ .

#### AI E

Address Latch Enable output for latching the low byte of the address during accesses to external memory. ALE is activated as though for this purpose at a constant rate of 1/6 the oscillator frequency except during an external data memory access at which time one ALE pulse is skipped. ALE can sink/source 8 LS TTL inputs. It can drive CMOS inputs without an external pullup.

#### **PSEN**

Program Store Enable output is the read strobe to external Program Memory. PSEN is activated twice each machine cycle during fetches from external Program Memory. (However, when executing out of external Program Memory, two activations of PSEN are skipped during each access to external Data Memory). PSEN is not activated during fetches from internal Program Memory. PSEN can sink/source 8 LS TTL inputs. It can drive CMOS inputs without an external pullup.

## EA

When EA is held high, the CPU executes out of internal Program Memory (unless the Program Counter exceeds 3 FFFH). When EA is held low, the CPU executes only out of external Program Memory. EA must not be floated.

#### XTAL:

Input to the inverting amplifier that forms the oscillator. Receives the external oscillator signal when an external oscillator is used.

### XTAL2

Output of the inverting amplifier that forms the oscillator. This pin should be floated when an external oscillator is used.



## **FUNCTIONAL DESCRIPTION**

### **BLOCK DIAGRAM**




Figure 2.

## IDLE AND POWER DOWN OPERATION

Figure 3 shows the internal Idle and Power Down clock configuration. As illustrated, Power Down operation stops the oscillator. The interrupt, serial port, and timer blocks continue to function only with external clock (INTO, INT1, T0, T1).




Figure 3: Idle and Power Down Hardware.

Idle Mode operation allows the interrupt, serial port, and timer blocks to continue to function with internal or external clocks, while the clock to CPU is gated off. The special modes are activated by software via the Special Function Register, PCON. Its hardware address is 87H. PCON is not bit addressable.

PCON: Power Control Register

(MSB)							(LSB)
SMOD	HPD	RPD	_	GF1	GF0	PD	IDL

## Symbol Position Name and Function

•	SMOD	PCON.7	Double Baud rate bit. When set to a 1, the baud rate is doubled when the serial port is being used in either modes 1, 2 or 3.

PCON.6 Hard power Down bit. Setting this bit allows CPU to enter in Power Down state on an external event (1 to 0 transition) on bit T1 (p. 3.5) the CPU quit



**HPD** 

the Hard Power Down mode when bit T1 (p. 3.5) goes high or when reset is activated

interrupt routine is serviced.

RPD PCON.5 Recover from Idle or Power Down bit. When 0 RPD has no effect. When 1, RPD permits to exit from idle or Power Down with any non enabled interrupt source (except timer 2). In this case the program start at the next address. When interrupt is enabled. the appropriate

- PCON.4 (Reserved)
GF1 PCON.3 General-purpose flag bit.
GF0 PCON.2 General-purpose flag bit.
PD PCON.1 Power Down bit. Setting this bit activates power down operation.

IDL PCON.0 Idle mode bit. Setting this bit activates idle mode operation.

If 1's are written to PD and IDL at the same time. PD takes, precedence. The reset value of PCON is (000X0000).

#### IDLE MODE

The instruction that sets PCON.0 is the last instruction executed before the Idle mode is activated. Once in the Idle mode the CPU status is preserved in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, RAM and all other registers maintain their data during idle. In the idle mode, the internal clock signal is gated off to the CPU, but interrupt, timer and serial port functions are maintained. Table 1 describes the status of the external pins during Idle mode.

There are three ways to terminate the Idle mode. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating Idle mode. The interrupt is serviced, and following RETI, the next instruction to be executed will be the one following the instruction that wrote 1 to PCON.0.

The flag bits GF0 and GF1 may be used to determine whether the interrupt was received during normal execution or during the Idle mode. For example, the instruction that writes to PCON.0 can also set or clear one or both flag bits. When Idle mode is terminated by an enabled interrupt, the service routine can examine the status of the flag bits.

The second way of terminating the Idle mode is with a hardware reset. Since the oscillator is still running, the hardware reset needs to be active for only 2 machine cycles (24 oscillator periods) to complete the reset operation.

The third way to terminate the Idle mode is the activation of any disabled interrupt when recover is programmed (RPD = 1). This will cause PCON.0 to be cleared. No interrupt is serviced. The next instruction is executed. If interrupt are disabled and RPD = 0, only a reset can cancel the Idle mode.

### POWER DOWN MODE

The instruction that sets PCON.1 is the last executed prior to entering power down. Once in power down, the oscillator is stopped. The contents of the onchip RAM and the Special Function Register is saved during power down mode. The three ways to terminate the Power Down mode are the same than the Idle mode. But since the onchip oscillator is stopped, the external interrupts, timers and serial port must be sourced by external clocks only, via INTO, INT1, T0, T1.

In the Power Down mode, V<sub>CC</sub> may be lowered to mi-nimize circuit power consumption. Care must be taken to ensure the voltage is not reduced until the power down mode is entered, and that the voltage is restored before the hardware reset is applied which frees the oscillator. Reset should not be released until the oscillator has restarted and stabilized.

When using voltage reduction : interrupt, timers and serial port functions are guaranteed in the  $V_{CC}$  specification limits.

Table 1 describes the status of the external pins while in the power down mode. It should be noted that if the power down mode is activated while in external program memory, the port data that is held in the Special Function Register P2 is restored to Port 2. If the

	_						
MODE	PROGRAM MEMORY	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
idle	Internal	1	1	Port Data	Port Data	Port Data	Port Data
ldle	External	1	1	Floating	Port Data	Address	Port Data
Power Down	Internal	0	0	Port Data	Port Data	Port Data	Port Data
Power Down	External	0	0	Floating	Port Data	Port Data	Port Data

Table 1: status of the external pins during idle and power down modes.

port switches from 0 to 1, the port pin is held high during the power down mode by the strong pullup, T1, shown in figure 4.




Figure 4: VO Buffers in the 83C154 (Ports 1, 2, 3).

#### STOP CLOCK MODE

Due to static design, the MHS 83C154 clock speed can be reduced until 0 MHz without any data loss in memory or registers. This mode allows step by step utilization, and permits to reduce system power consumption by bringing the clock frequency down to any value. At 0 MHz, the power consumption is the same as in the Power Down Mode.

## I/O PORTS

The I/O drives for P1, P2, P3 of the 83C154 are impedance programmable. The I/O buffers for Ports 1, 2 and 3 are implemented as shown in *figure 4*.

When the port latch contains 0, all pFETS in figure 4 are off while the nFET is turned on. When the port latch makes a 0-to-1 transition, the nFET turns off. The strong pullup pFET, T1, turns on for two oscillator periods, pulling the output high very rapidly. As the output line is drawn high, pFET T3 turns on through the inverter to supply the loh source current. This inverter and T3 form a latch which holds the 1 and is supported by T2. When Port 2 is used as an address port, for access to external program of data memory, any address bit that contains a 1 will have his strong pullup turned on for the entire duration of the external memory access.

When an I/O pin on Ports 1, 2, or 3 is used as an input, the user should be aware that the external circuit must sink current during the logical 1-to-0 transition. The maximum sink current is specified as ITL under the D.C. Specifications. When the input goes below approximately 2 V, T3 turns off to save ICC current. Note, when returning to a logical 1, T2 is the only internal

pullup that is on. This will result in a slow rise time if the user's circuit does not force the input line high.

The input impedance of Port 1, 2, 2 are programmable through the register IOCON. The ALF bit (IOCON0) set all of the Port 1, 2, 3 floating when a Power Down mode occurs. The P1HZ, P2HZ, P3HZ bits (IOCON1, IOCON2, IOCON3) set respectively the Ports P1, P2, P3 in floating state. The IZC (IOCON4) allows to choose input impedance of all ports (P1, P2, P3). When IZC = 0, T2 and T3 pullup of I/O ports are active; the internal input impedance is approximately 10 K. When IZC = 1 only T2 pull-up is active. The T3 pull-up is turned off by IZC. The internal impedance is approximately 100 K.

## **OSCILLATOR CHARACTERISTICS**

XTAL1 and XTAL2 are the input and output respectively, of an inverting amplifier which is configured for use as an on-chip oscillator, as shown in figure 5. Either a quartz crystal or ceramic resonator may be used.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected as shown in *figure 6*. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the Data Sheet must be observed.




Figure 5 : Crystal Oscillator.




Figure 6: External Drive Configuration.

### HARDWARE DESCRIPTION

Same as for the 80C51 except for the following:

#### **TIMER/EVENT COUNTER 2**

Timer 2 is a 16 bit timer/counter like Timers 0 and 1, it can operate either as a timer or as an event counter. This is selected by bit C/T2 in the Special Function Register T2CON (Figure 7). It has three operating modes: "capture", "autoload", and "baud rate generator", which are selected by bits in T2CON as shown in Table 2.

RCLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16 bit auto-reload
0	1	1	16 bit capture
1	Х	1	baud capture generator
X	Х	0	(off)

Table 2: Timer 2 Operating Modes.

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then Timer 2 is a 16 bit timer or counter which upon overflowing sets bit TF2, the Timer 2 overflow bit, which can be used to generate an interrupt. If EXEN2 = 1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 ans TH2, to be captured into registers RCAP2L and RCAP2H, respectively. (RCAP2L and RCAP2H are new Special Function Registers in the 80C52). In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2, like TF2, can generate an interrupt. The capture mode is illustrated in Figure 7.




Figure 7: Timer 2 In Capture Mode.

In the auto-reload mode there are again two options, which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then when Timer 2 rolls over it not only sets TF2 but also causes the Timer 2 registers to be reloaded with the 16 bit value in registers RCAP2L and RCAP2H, which are preset by software. If EXEN2 = 1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX will also trigger the 16-bit reload and set EXF2.

The auto-reload mode is illustrated in Figure 8.




Figure 8: Timer In Auto-reload Mode.



(MSB)							(LSB)	
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	

The baud rate generator mode is selected by : RCLK = 1 and/or TCLK = 1.

Symbol	Position	Name and Significance
TF2	T2CON.7	Timer 2 overflow flat set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK = 1 OR TCLK $\approx$ 1.
EXF2	T2CON.6	Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software.
RCLK	T2CON.5	Receive clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.
TCLK	T2CON.4	Transmit clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in modes 1 and 3. $TCLK = 0$ causes Timer 1 overflows to be used for the transmit clock.
EXEN2	T2CON.3	Timer 2 external enable flag. When set, allows capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.
TR2	T2CON.2	Start/stop control for Timer 2. A logic 1 starts the timer.
C/T2	T2CON.1	Timer or counter select. (Timer 2) 0 = Internal timer (OSC/12) 1 = External event counter (falling edge triggered).
CP/RL2	T2CON.0	Capture/Reload flag. When set, captures will occur on negative transitions at T2EX if EXEN 2 = 1. When cleared, auto reloads will occur either with Timer 2 overflows or negative transition at T2EX when EXEN2 = 1. When either RCLK = 1 or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.

## 5

## **TIMERS FUNCTIONS**

In fact, timer 0 & 1 can be connected by a software instruction to implement a 32-bit timer function. Timer 0 (mode 3) or timer 1 (mode 0, 1, 2) nor a 32 bit timer consisting of timer 0 + timer 1 can be employed in the watchdog mode, in which case a CPU reset is generated upon a TF1 flag.

The internal pull-up resistances at ports 1 ~ 3 can be set to a ten times increased value simply by software.




Figure 9.

#### 32 BIT MODE and WATCHING MODE

The 83C154 has two supplementary modes. They are accessed by bits WDT and T32 of register IOCON. Figure 10 shows how IOCON must be programmed in order to have access to these functions.

(N	(ISB)							(LSB)
	WDT	T32	SERR	IZC	P3HZ	P2HZ	P1HZ	ALF
Symbol	Po	sition			ı	Function		
T32	10	CON.6	- If T32 = 1 and if $C/\overline{10}$ = 0, T1 and T0 are programmed as a 32 bit TIMER. - If T32 = 1 and if $C/\overline{10}$ = 1, T1 and T0 are programmed as a 32 bit COUNTER.					
		CON.7	<ul> <li>If WDT = 1 and according to the mode selected by TMOD, an 8 bit or 32 bit WATCHDOG is configured from TIMERS 0 and 1.</li> </ul>					

Figure 10: Timer/counter/watchdog Mode Control Register.

## 32 BIT MODE

 T32 = 1 enables access to this mode. As show in figure 11, this 32 bit mode consists in cascading TIMER 0 for the LSBs and TIMER 1 for the MSBs.




Figure 11: 32 Bit Timer/counter.

T32 = 1 starts the timer/counter and T32 = 0 stops it.

It should be noted that as soon as T32 = 0. TIMERs 0 and 1 assume the configuration specified by register TMOD. Moreover, if TR0 = 1 or if TR1 = 1, the content of the TIMERs evolves. Consequently, in 32 bit mode, if the TIMER/COUNTER must be stopped (T32 = 0), TR0 and TR1 must be set to 0.

## **32 BIT TIMER**

Figure 12 illustrates the 32 bit TIMER mode.




Figure 12: 32 Bit Timer Configuration.



- In this mode, T32 = 1 and C/T0 = 0, the 32 bit timer is incremented on each S3P1 state of each machine cycle.
   An overflow of TIMER 0 (TF0 has not been set to 1) increments TIMER 1 and the overflow of the 32 bit TIMER is signalled by setting TF1 (S5P1) to 1.
- . The following formula should be used to calculate the required frequency:

$$f = \frac{OSC}{12 \times (65536 - (T0, T1))}$$

#### 32 BIT COUNTER

Figure 13 illustrates the 32 bit COUNTER mode.




Figure 13: 32 bit Counter Configuration.

 In this mode, T32 = 0 and C/T0 = 1. Before it can make an increment, the 83C154 must detect two transitions on its T0 input. As shown in figure 14, input T0 is sampled on each S5P2 state of every machine cycle or, in other words, every OSC + 12.




Figure 14: Counter Incrementation Condition.

- The counter will only evolve if a level 1 is detected during state S5P2 of cycle Ci and if a level 0 is detected during state S5P2 of cycle Ci + n.
- Consequently, the minimal period of signal fEXT admissible by the counter must be greater than or equal to two
  machine cycles. The following formula should be used to calculate the operating frequency.

$$f = \frac{fEXT}{65536 - (T0, T1)}$$

$$f EXT < \frac{OSC}{24}$$



#### WATCHDOG MODE

WDT = 1 enables access to this mode. As shown in figure 15, all the modes of TIMERS 0 and 1, of which the
overflows act on TF1 (TF1 = 1), activate the WATCHDOG Mode.




Figure 15: The Different Watchdog Configurations.

- If C/T = 0, the WATCHDOG is a TIMER that is incremented every machine cycle. If C/T = 1, the WATCHDOG is
  a counter that is incremented by an external signal of which the frequency cannot exceed OSC + 24.
- The overflow of the TIMER/COUNTER is signalled by raising flag TF1 to 1. The reset of the 83C154 is executed
  during the next machine cycle and lasts for the next 5 machine cycles. The results of this reset are identical to
  those of a hardware reset. The internal RAM is not affected and the special register assume the values shown in
  Table 3.

REGISTER	CONTENT
PC	H0000H
ACC	00H
В	00H
PSW	00H
SP	00H
DPTR	0000H
P0-P3	0FFH
IP IP	00H
IE .	0X000000B
TMOD	00H
TCON	00H
T2CON	00H
TH0	00H
TLO	00H
TH1	00H
TL1	00H
TH2	00H
TL2	00H
RCAP2H	00H
RCAP2L	00H
SCON	00H
SBUF	Indeterminate
IOCON	00Н

Table 3: Content of the SFRS after a reset triggered by the watchdog.

OC 1			

- As there are no precautions for protecting bit WDT from spurious writing in the IOCON register, special care must be taken when writing the program. In particular, the user should use the IOCON register bit handing instructions:
- SETB and CLR x in preference to the byte handling indstructions:
- \_ MOV IOCON, # XXH, ORL IOCON, # XXH,
- \_\_ ANL IOCON, # XXH,.....

## EXTERNAL COUNTING IN POWER-DOWN MODE (PD = PCON.1 = 1)

- In the power-down mode, the oscillator is turned off and the 83C154s' activity is frozen. However, if an external clock is connected to one of the two inputs, T1/T0, TIMER/COUNTERS 0 and 1 can continue to operate.
   In this case, counting becomes asynchronous and the maximum, admissible frequency of the signal is OSC: 24.
- The overflow of either counter TF0 or TF1 causes an interrupt to be serviced or forces a reset if the counter is in the WATCHDOG MODE (T32 = ICON. 7 = 1).





## 83C154 WITH PROTECTED ROM

MHS provides a new member in the 83C154 Family named "83C154F" which permits full protection of the internal BOM contents.

With a non protected 83C154, it is very easy to read out the contents of the internal 16 K bytes of ROM

Three methods exist, two of them are special test modes and the last one is by means of MOVC instructions.

- Test mode "VER": Using this special test mode, the internal ROM contents are output on port P0; the address being applied on ports P2 (AD15...AD8) and P1 (AD7...AD0).
- Test mode "TMB": With this second test mode, the contents of the 83C154 internal bus is presented on port P1 during the PH2 clock phases.
- Using MOVC instructions: If EA = 0, and following a reset, the 83C154 fetches its instructions from external program memory. It is then possible to write a small program whose purpose is to dump the internal ROM contents by means of MOVC A, @A+DPTR and MOVC A, @A + PC instructions.

## 83C154F with program protection features

This new version adds ROM protection features in some strategic points of the 83C154F in order to eliminate the possibility of reading the ROM contents (once the protection has been programmed) by one if the three forementioned methods (VER and TMB test modes, or MOVC instructions).

Nevertheless the customer must note the following:

- Once the protection has been programmed, the 83C154F program always starts at address 0 in the internal ROM.
- The application program must be self contained in the internal 16 K of ROM, otherwise it would be possible to trap the program counter address in the

external PROM/EPROM (beyond 16 K) and then to dump the internal ROM contents by means of a patch using MOVC instructions.

Thus, if an extra EPROM is necessary, it is advised to ensure that it will contain only constants or tables.


## Test of the one chip program memory

- Before protection is activated: The 83C154F can be tested as any normal 83C154 (using test equipment or any other methods).
- After protection is activated: It is then no longer possible to dump the internal ROM contents.

## How to program the protection mechanism

- To burn correctly the fuse a specific configuration of inputs must be settled as below:
  - RST = ALE = 1
  - -P2.7 = 1

Furthermore PSEN signal must be tied at + 9 V  $\pm$  5 % level voltage and a pulse must be applied on P2.6 input Port. The timing on P2.6 is shown below :



## Time Rise And Fall Rise $\leq$ 100 $\mu$ S.

 The electrical schematic shows a typical application to deliver P2.6 signal.



## **ELECTRICAL CHARACTERISTICS**

## **ABSOLUTE MAXIMUM RATINGS\***

#### \* Notice

Ambient Temperature Under Bias :	
C = commercial	0°C to 70°C
I = industrial	- 40°C to + 85°C
Storage Temperature	- 65°C to + 150°C
Voltage on Vcc to Vss	$-0.5 \text{ V to} + 7 \text{ V}$
Voltage on Any Pin to Vss 0.5	5 V to V <sub>CC</sub> + 0.5 V
Power Dissipation	1 W
** This value is based on the maxi temperature and the thermal resistance of	mum allowable die

Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

## **DC CHARACTERISTICS**

 $T_a = 0^\circ$  to  $+70^\circ$ C;  $V_{CC} = 5 \text{ V} \pm 10 \text{ %}$ ;  $V_{SS} = 0\text{V}$ ; F = 0 to 16 MHz.  $T_a = -40^\circ$  to  $85^\circ$ C;  $V_{CC} = 5 \text{ V} \pm 10 \text{ %}$ ;  $V_{SS} = 0\text{V}$ ; F = 0 to 16 MHz.

SYMBOL	PARAMETER	MIN	MAX	UNIT	TEST CONDITIONS
VIL	input Low Voltage	- 0.5	0.2 VCC - 0.1	V	
VIH	Input High Voltage (Except XTAL and RST)	0.2 VCC + 0.9	VCC + 0.5	V	
VIH1	Input High Voltage (RST and XTAL1)	0.7 VCC	VCC + 0.5	V	
VOL	Output Low Voltage (Ports 1, 2, 3)		0.3 0.45 1.0	V V V	IOL = 100 μA IOL = 1.6 mA (note 3) IOL = 3.5 mA
VOL1	Output Low Voltage (Port 0, ALE, PSEN)		0.3 0.45 1.0	V V	IOL = 200 μA IOL = 3.2 mA (note 3) IOL = 7.0 mA
VOH	Output High Voltage Ports 1, 2, 3	VCC - 0.3		V	IOH = - 10 μA
		VCC - 0.7		V	IOH = ~ 30 μA
		VCC - 1.5		V	IOH = - 60 μA
VOH1	Output High Voltage	VCC ~ 0.3		V	IOH = - 200 μA
	(Port 0, ALE, PSEN)	VCC - 0.7	L		IOH = - 3,2 mA
		VCC 1.5	<u></u>	V	IOH = - 7.0 mA
IIL	Logical 0 Input Current Ports 1, 2, 3		C - 50 I - 60	<b>⊣</b> •	Vin = 0.45 V
JLI	Input Leakage Current (Port 0, EA)		± 10	μΑ	0.45 < Vin < VCC
ITL.	Logical 1 to 0 Transition Current (Ports 1, 2, 3)		- 650	μА	Vin = 2.0 V
IPD	Power Down Current	<u> </u>	50	μА	VCC = 2.0 V to 5.5 V (note 2)
RRST	RST Pulldown Resistor	50	150	kΩ	
CIO	Capacitance of I/O Buffer		10	pF	f <sub>C</sub> = 1 MHz, T <sub>A</sub> = 25°C
ICC	Power Supply Current Active Mode 12 MHz 16 MHz		28 32	mA mA	(notes1, 2)
	Idle Mode 12 MHz 16 MHz		8 9	mA mA	





## **ABSOLUTE MAXIMUM RATINGS\***

Ambiant Temperature Under Bias:

A = Automotive	40°C to + 125°C
Storage Temperature	- 65°C to 150 °C
Voltage on Any Pin to Vss 0.5	V to Vcc + 0.5 V
Voltage on V <sub>cc</sub> to V <sub>ss</sub>	0.5 V to 6.5 V
Power Dissipation	. 1 W

## \* Notice

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these orany other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **DC CHARACTERISTICS (AUTOMOTIVE)**

 $(T_a = -40^{\circ} \text{ to } 125^{\circ}\text{C} ; V_{CC} = 5 \text{ V} \pm 10 \% ; VSS = 0 \text{ V}) \text{ F} = 0 \text{ to } 12 \text{ MHz}$ 

SYMBOL	PARAMETER	MIN	MAX	UNIT	TEST CONDITIONS
VIL	Input Low Voltage	0.5	0.2 VCC	٧	
			- 0.1		
VIH	Input High Voltage (Except XTAL1, RST)	0.2 VCC	VCC + 0.5	٧	
		+ 0.9			
VIH1	Input High Voltage (XTAL1, RST)	0.7 VCC	VCC + 0.5	V	
VOL	Output Low Voltage		0.3	٧	IOL = 100 μA
	(Ports 1, 2, 3)		0.45	٧	IOL = 1.6 mA (note 3)
			1.0	V	IOL = 3.5 mA
VOL1	Output Low Voltage		0.3	V	IOL = 200 μA
	(Port 0, ALE, PSEN)		0.45	٧	IOL = 3.2 mA (note 3)
			1.0	<u> </u>	IOL = 7.0 mA
VOH	Output High Voltage (Ports 1, 2, 3)	VCC - 0.3		V	IOH = – 10 μA
		VCC - 0.7		٧	IOH = - 30 μA
	•	VCC - 1.5		٧	IOH = - 60 μA
VOH1	Output High Voltage	VCC - 0.3		V	IOH = - 10 μA
	(Port 0 in External Bus Mode, ALE, PSEN)	VCC - 0.7		V	IOH = - 3.2 mA
		VCC - 1.5		٧	IOH = -7.0  mA
Ē	Logical 0 Input Current Ports 1, 2, 3		- 75	μА	Vin = 0.45 V
m.	Logical 1 to 0 Transition Current (Ports 1, 2, 3)		- 750	μΑ	Vin = 2V
Ш	Input Leakage Current (Port 0, EA)		± 10	μА	0.45 < Vin < VCC
RRST	RST Pulldown Resistor	50	150	kΩ	
CIO	Pin Capacitance		10	pF	Test Freq = 1 MHz, T <sub>A</sub> = 25 °C
IPD	Power Down Current		75	μА	VCC = 2 V to 5.5 V
ICC	Power Supply current				
	Active Mode 12 MHz		30	mA	VCC = 5.5 V
	Idle Mode 12 MHz		12	mA	VCC = 5.5 V

Ambient Temperature Under Bias :	
C = commercial	0°C to 70°C
I = industrial	40°C to + 85°C
Storage Temperature	- 65°C to + 150°C
Voltage on VCC to VSS	0.5 V to + 7 V
Voltage on Any Pin to VSS 0.5	V to VCC + 0.5 V
Power Dissipation	1 W ື
** This value is based on the maxi	
temperature and the thermal resistance of	the package

## \* Notice

Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

## DC CHARACTERISTICS

 $T_A = -40$ °C to 85°C;  $V_{CC} = 2.7$  V to 5.5 V;  $V_{SS} = 0$ V; F = 0 to 6 MHz

SYMBOL	PARAMETER	MIN	MAX	UNIT	TEST CONDITIONS
VIL	Input Low Voltage	- 0.5	0.2 Vcc	٧	
			- 0.1		
VIH	Input High Voltage	0.2 V <sub>CC</sub>	Vcc	٧	
	(Except XTAL and RST)	+ 0.9	+ 0.5		
VIH1	Input High Voltage to RST for Reset	0.7 V∞	Vcc	V	
			+ 0.5		
VIH2	Input High Voltage to XTAL1	0.7 Vcc	Vcc	٧	
	<del>-</del> .		+ 0.5		
VPD	Power Down Voltage to Vcc in PD Mode	2.0	6.0	V	
VOL	Output Low Voltage (Ports 1, 2, 3)		0.45	V	IOL = 0.8 mA (note 3)
VOL1	Output Low Voltage Port 0, ALE, PSEN		0.45	V	IOL = 1.6 mA (note 3)
VOH	Output High Voltage Ports 1, 2, 3	0.9 V <sub>CC</sub>		V	IOH = - 10 μA
VOH1	Output High Voltage (Port 0 in External Bus Mode), ALE, PSEN	0.9 V <sub>∞</sub>		V	IOH = 80 μA
IIL	Logical 0 Input Current Ports 1, 2, 3		C - 50 I - 60	μΑ	Vin = 0.45 V
L	Input Leakage Current		± 10	μА	0.45 < Vin < Vcc
ΠL	Logical 1 to 0 Transition Current (Ports 1, 2, 3)		- 650	μА	Vin = 2.0 V
IPD	Power Down Current		50	μА	V <sub>CC</sub> = 2.0 V to 5.5 V (note 2)
RRST	RST Pulldown Resistor	50	150	kΩ	
CIO	Capacitance of I/O Buffer		10	pF	fc = 1 MHz, T <sub>A</sub> = 25°C

## MAXIMUM ICC (mA)

	OPE	RATING (NO	ΓE 2)		DLE (NOTE 2)	)
FREQ. VCC	2.7 V	4.5 V	5.5 V	2.7 V	4.5 V	5.5 V
1 MHz	1.2 mA	4.5 mA	2.5 mA	600 μA	1.2 mA	1.6 mA
6 MHz	5 mA	8.5 mA	11 mA	1.6 mA	3 mA	4 mA





### Note 1:

ICC max is given by:

Active mode: ICCMAX = 2 x FREQ + 4 Idle Mode: ICCMAX = 0.5 x FREQ + 2

where FREQ is the external oscillator frequency in MHz. ICCMAX is given in mA. See figures 9 through 13 for ICC text conditions.

## Note 2:

ICC is measured with all output pins disconnected; XTAL1 driven TCLCH, TCHCL = 5 ns, VIL = VSS + .5 V. VIH = VCC - .5 V; XTAL2 N.C.; EA = RST = Port 0 = VCC .ICC would be slightly higher if a crystal oscillator is used. Idle ICC is measured with all output pins disconnected; XTAL1 driven with TCLCH. TCHCL = 5




Figure 9 : Icc Vs. Frequency.

Valid Only Within Frequency Specifications Of The Device Under Test




Figure 10 : Icc Test Condition, Idle Mode.
All Other Pins Are Disconnected

ns, VIL = VSS + .5 V, VIH = VCC - .5 V; XTAL2 N.C.; Port 0 = VCC; EA = RST = VSS.

Power Down ICC is measured with all output pins disconnected; EA = PORT 0 = VCC; XTAL2 N.C.; RST = VSS

#### Note 3:

Capacitance loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the Vols of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1 to 0 transitions during bus operations. In the worst case (capacitive loading 100 pF), the noise pulse on the ALE line may exceed 0.45 V with maxi VOL peak 0.6 V.A. Schmitt Trigger use is not necessary.




Figure 11 : Icc Test Condition, Active Mode.
All Other Pins Are Disconnected





Figure 12 : Icc Test Condition,
Power down mode.
All Other Pins Are Disconnected



5-103

Figure 13: Clock Signal Waveform For ICC Tests In Active And Idle Modes. TCLCH = TCHCL = 5 NS.

## **EXPLANATION OF THE AC SYMBOL**

Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

## Example:

TAVLL = Time for Address Valid to ALE low.

TLLPL = Time for ALE low to PSEN low.

A : Address. C : Clock

D : Input data.

H: Logic level HIGH.

I: Instruction (program memory contents).

L : Logic level LOW, or ALE.

P : PSEN.

Q: Output data.

R: READ signal.

T: Time V: Valid.

W: WRITE signal.

X : No longer a valid logic level.

Z: Float.

## **AC PARAMETERS**

TA = 0 to 70 DEGREES;  $V_{SS} = 0 \text{ V}$ ;  $V_{CC} = 5 \text{ V} \pm 10 \text{ %}$ ; 0 TO 16 MHz


TA = -40 TO +85 DEGRES; VSS = 0 V; VCC = 5 V  $\pm$  10 %; 0 TO 16 MHZ TA = -55 TO +125 DEGRES; VSS = 0 V; VCC = 5 V  $\pm$  10 %; 0 to 12 MHZ

(Load Capacitance for PORTO, ALE and PSEN = 100 pf; Load Capacitance for all other outputs = 80 pf)

## **EXTERNAL PROGRAM MEMORY CHARACTERISTICS**

		0 to 1:	2 MHZ	16 MHZ	
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX
TLHLL	ALE Pulse Width	2TCLCL-40		110	
TAVLL	Address Valid to ALE	TCLCL-40		30	
TLLAX *	Address Hold After ALE	TCLCL-30		35	
TLLIV	ALE to Valid Instr in		4TCLCL-100		185
TLLPL	ALE to PSEN	TCLCL-30		45	
TPLPH	PSEN Pulse Width	3TCLCL-45		165	
TPLIV	PSEN to Valid Instr in		3TCLCL-105		125
TPXIX	Input Instr Hold After PSEN	0		0	
TPXIZ	Input Instr Float After PSEN		TCLCL-25		22
TPXAV	PSEN to Address Valid	TCLCL-8		55	
TAVIV	Address to Valid Instr in		5TCLCL-105		230
TPLAZ	PSEN Low to Address Float		10		10

## EXTERNAL PROGRAM MEMORY READ CYCLE









## **EXTERNAL DATA MEMORY CHARACTERISTICS**

		0 to 12 MHZ		161	MHZ
SYMBOL	PARAMETER	PARAMETER MIN MAX		MIN	MAX
TRLRH	RD Pulse Width	6TCLCL-100		340	
TWLWH	WR Pulse Width	6TCLCL-100		340	
TRLDV	RD to Valid Data in		5TCLCL-165		240
TRHDX	Data Hold After RD	0		0	
TRHDZ	Data Float After RD		2TCLCL-60		90
TLLDV	ALE to Valid Data in		8TCLCL-150		435
TAVDV	Address to Valid Data in		9TCLCL-165		480
TLLWL	ALE to WR or RD	3TCLCL-50	3TCLCL+50	150	250
TAVWL	Address to WR or RD	4TCLCL-130		180	
TQVWX	Data Valid to WR Transition	TCLCL-50		15	
TQVWH	Data Set-Up to WR High	7TCLCL-150		380	
TWHQX	Data Hold After WR	TCLCL-50		40	
TRLAZ	RD Low to Address Float		0		0
TWHLH	RD or WR High to ALE High	TCLCL-40	TCLCL+40	35	90

## **EXTERNAL DATA MEMORY WRITE CYCLE**



## **EXTERNAL DATA MEMORY READ CYCLE**




## SERIAL PORT TIMING - SHIFT REGISTER MODE

TA = 0 to 70 DEGREES ; VSS = 0 V ; VCC = 5 V  $\pm$  10 % ; 0 TO 16 MHz TA = - 40°C + 85 DEGREES ; VSS = 0 V ; VCC = 5 V  $\pm$  10 % ; 0 TO 16 MHZ TA = - 55 TO + 125 DEGRES ; VSS = 0 V ; VCC = 5 V  $\pm$  10 % ; 0 to 12 MHZ

0,41001		0 to 1	2 MHZ	16 MHZ	
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX
TXLXL	Serial Port Clock Cycle Time	12TCLCL		750	
TQVHX	Output data Setup to Clock Rising Edge	10TCLCL-133		563	
TXHQX	Output data Hold after Clock Rising Edge	2TCLCL-117		63	
TXHDX	Input Data Hold after Clock Rising Edge	0		0	
TXHDV	Clock Rising Edge to Input Data Valid		10TCLCL-133		563

## SHIFT REGISTER TIMING WAVEFORMS




## **EXTERNAL CLOCK DRIVE CHARACTERISTICS (XTAL1)**

SYMBOL	PARAMETER	MIN		MA	(	UNIT
TCLCL	Oscillator Period	62,5				ns
TCHCX	High Time	20	(5)			ns
TCLCX	Low Time	20	(5)			ns
TCLCH	Rise Time			20	(5)	ns
TCHCL	Fall Time			20	(5)	ns


(5) AT 16MHZ

## **EXTERNAL CLOCK DRIVE WAVEFORMS**






## **AC TESTING INPUT/OUTPUT, WAVEFORMS**




AC inputs during testing are driven at V<sub>CC</sub> – 0.5 for a logic "1" and 0.45 V for a logic "0". Timing measurements are made at VIH min for a logic "1" and VIL max for a logic "0".

## **FLOAT WAVEFORMS**



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded VOH/VOL level occurs.  $IoVIOH > \pm 20$  mA.

#### **CLOCK WAVEFORMS**



This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component. Typically though  $(T_A = 25^{\circ}\text{C})$  fully loaded) RD and WR propagation delays are approximately 50 ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.



## **INSTRUCTION OPCODES**

## MHS C51 INSTRUCTION SET DESCRIPTION

ARITHMETIC	OPERATIONS	<del></del>		
MNEMONIC	OI LIMITORS	DESCRIPTION	BYTE	CYC
ADD	A, Rn	Add register to Accumulator	1	1
ADD	A, direct	Add direct byte to Accumulator	2	i
ADD	A, GIRECT A. @ Ri	Add indirect RAM to Accumulator	1	i
ADD	A, e n A. #data	Add immediate data to Accumulator	2	i
ADDC	A, #uala A. Rn	Add register to Accumulator with Carry	1	i
ADDC	A, direct	Add direct byte to A with Carry flag	2	i
ADDC	A. @ Ri	Add indirect BAM to A with Carry flag	1	i
ADDC	A, & Ai A. #data	Add immediate data to A with Carry flag	2	i
SUBB	A, #uata A. Rn	Subtract register from A with Borrow	1	i
SUBB	A, direct	Subract direct byte from A with Borrow	2	i
SUBB	A, GIIECT A. @Ri	subtract indirect RAM from A with Borrow	1	i
SUBB	A, #data	Subtract immed, data from A with Borrow	2	1
INC	A, #uala A	Increment Accumulator	1	i
INC	Rn	Increment register		i
INC	direct	Increment direct byte	2	i
INC	@Ri	Incriment indirect BAM	1	i
INC	DPTR	Incriment Indirect NAM	i	2
DEC	A	Decrement Accumulator	i	1
DEC	Rn		1	1
DEC	direct	Decrement register	2	1
DEC	@Ri	Decrement direct byte	1	1
MUL	AB	Decrement indirect RAM	1	4
DIV	AB AB	Multiply A & B	1	4
DA	AD A	Divide A by B	1	1
LOGICAL OP		Decimal Adjust Accumulator		ı
	ERATIONS	DESTINATION	RVTE	CVC
MNEMONIC		DESTINATION AND register to Assumulator	вуте	СУС
MNEMONIC ANL	A, Rn	AND register to Accumulator	1	1
MNEMONIC ANL ANL	A, Rn A, direct	AND register to Accumulator AND direct byte to Accumulator	1 2	1
MNEMONIC ANL ANL ANL	A, Rn A, direct A, @Ri	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator	1 2 1	1 1 1
MNEMONIC ANL ANL ANL ANL	A, Rn A, direct A, @Ri A, data	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator	1 2 1 2	1 1 1
MNEMONIC ANL ANL ANL ANL ANL	A, Rn A, direct A, @Ri A, data direct, A	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator AND Accumulator to direct byte	1 2 1 2 2	1 1 1 1
MNEMONIC ANL ANL ANL ANL ANL ANL ANL	A, Rn A, direct A, @ Ri A, data direct, A direct, #data	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator AND Accumulator to direct byte AND immediate data to direct byte	1 2 1 2 2 2 3	1 1 1 1 1 2
MNEMONIC ANL ANL ANL ANL ANL ANL ANL ORL	A, Rn A, direct A, @Ri A, data direct, A direct, #data A, Rn	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator AND Accumulator to direct byte AND immediate data to direct byte OR register to Accumulator	1 2 1 2 2 2 3 1	1 1 1 1 1 2
MNEMONIC ANL ANL ANL ANL ANL ANL ORL ORL	A, Rn A, direct A, @Ri A, data direct, A direct, #data A, Rn A, direct	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator AND Accumulator to direct byte AND immediate data to direct byte OR register to Accumulator OR direct byte to Accumulator	1 2 1 2 2 2 3 1 2	1 1 1 1 1 2 1
MNEMONIC ANL ANL ANL ANL ANL ORL ORL ORL	A, Rn A, direct A, @Ri A, data direct, A direct, #data A, Rn A, direct A, @Ri	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator AND Accumulator to direct byte AND immediate data to direct byte OR register to Accumulator OR direct byte to Accumulator OR indirect RAM to Accumulator	1 2 1 2 2 3 1 2	1 1 1 1 1 2 1 1
MNEMONIC ANL ANL ANL ANL ANL ORL ORL ORL ORL	A, Rn A, direct A, @Ri A, data direct, A direct, #data A, Rn A, direct A, @Ri A, #data	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator AND Accumulator to direct byte AND immediate data to direct byte OR register to Accumulator OR direct byte to Accumulator OR indirect RAM to Accumulator OR immediate data to Accumulator	1 2 1 2 2 3 1 2 1 2	1 1 1 1 1 2 1 1 1
MNEMONIC  ANL  ANL  ANL  ANL  ANL  ORL  ORL  ORL  ORL  ORL  ORL	A, Rn A, direct A, @Ri A, data direct, A direct, #data A, Rn A, direct A, @Ri A, #data direct, A	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator AND Accumulator to direct byte AND immediate data to direct byte OR register to Accumulator OR direct byte to Accumulator OR indirect RAM to Accumulator OR immediate data to Accumulator OR immediate data to Accumulator OR Accumulator to direct byte	1 2 1 2 2 3 1 2 1 2 2	1 1 1 1 1 2 1 1 1
MNEMONIC  ANL  ANL  ANL  ANL  ANL  ORL  ORL  ORL  ORL  ORL  ORL  ORL  O	A, Rn A, direct A, @Ri A, data direct, A direct, #data A, Rn A, direct A, @Ri A, #data direct, A direct, #data	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator AND Accumulator to direct byte AND immediate data to direct byte OR register to Accumulator OR direct byte to Accumulator OR indirect RAM to Accumulator OR immediate data to Accumulator OR Accumulator to direct byte OR immediate data to direct byte OR immediate data to direct byte	1 2 1 2 2 3 1 2 1 2 2 3	1 1 1 1 1 1 2 1 1 1 1 1 1
MNEMONIC  ANL  ANL  ANL  ANL  ANL  ORL  ORL  ORL  ORL  ORL  ORL  XRL	A, Rn A, direct A, @Ri A, data direct, A direct, #data A, Rn A, direct A, @Ri A, #data direct, A direct, #data	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator AND Accumulator to direct byte AND immediate data to direct byte OR register to Accumulator OR direct byte to Accumulator OR indirect RAM to Accumulator OR immediate data to Accumulator OR Accumulator to direct byte OR immediate data to direct byte Exclusive-OR register to Accumulator	1 2 1 2 2 3 1 2 1 2 2 3 1	1 1 1 1 1 2 1 1 1 1 1 2 1 1 1 2
MNEMONIC  ANL  ANL  ANL  ANL  ANL  ORL  ORL  ORL  ORL  ORL  XRL  XRL  XR	A, Rn A, direct A, @Ri A, data direct, A direct, #data A, Rn A, direct A, @Ri A, #data direct, A direct, A direct, #data A, Rn A, direct	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator AND Accumulator to direct byte AND immediate data to direct byte OR register to Accumulator OR direct byte to Accumulator OR indirect RAM to Accumulator OR immediate data to Accumulator OR Accumulator to direct byte OR immediate data to direct byte Exclusive-OR register to Accumulator Exclusive-OR direct byte to Accumulator	1 2 1 2 2 3 1 2 1 2 2 3 1 2 2 3	1 1 1 1 1 1 2 1 1 1 1 1 2 1 1 1 1
MNEMONIC  ANL  ANL  ANL  ANL  ORL  ORL  ORL  ORL  ORL  XRL  XRL  XR	A, Rn A, direct A, @Ri A, data direct, A direct, #data A, Rn A, direct A, @Ri A, #data direct, A direct, #data A, Rn A, Grect A, @Ri	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator AND Accumulator to direct byte AND immediate data to direct byte OR register to Accumulator OR direct byte to Accumulator OR indirect RAM to Accumulator OR immediate data to Accumulator OR Accumulator to direct byte OR immediate data to direct byte Exclusive-OR register to Accumulator Exclusive-OR direct byte to Accumulator Exclusive-OR direct Byte to Accumulator Exclusive-OR direct Byte to Accumulator Exclusive-OR indirect RAM to A	1 2 1 2 2 3 1 2 1 2 2 3 1 2 1 2 2	1 1 1 1 1 1 2 1 1 1 1 1 2 1 1 1 1 1 1 1
MNEMONIC  ANL  ANL  ANL  ANL  ORL  ORL  ORL  ORL  ORL  XRL  XRL  XR	A, Rn A, direct A, @Ri A, data direct, A direct, #data A, Rn A, direct A, @Ri A, #data direct, A direct, #data A, Rn A, direct, #data A, Rn A, direct A, @Ri A, #data	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator AND Accumulator to direct byte AND immediate data to direct byte OR register to Accumulator OR direct byte to Accumulator OR indirect RAM to Accumulator OR immediate data to Accumulator OR Accumulator to direct byte OR immediate data to direct byte Exclusive-OR register to Accumulator Exclusive-OR direct byte to Accumulator Exclusive-OR direct BAM to A Exclusive-OR immediate data to A	1 2 1 2 2 3 1 2 1 2 2 3 1 2 2 3 1 2 2 2 3	1 1 1 1 1 1 2 1 1 1 1 1 2 1 1 1 1 1 1 1
MNEMONIC  ANL  ANL  ANL  ANL  ORL  ORL  ORL  ORL  ORL  XRL  XRL  XR	A, Rn A, direct A, @Ri A, data direct, #data A, Rn A, direct A, @Ri A, #data direct, A direct, #data A, Rn A, direct A, @Ri A, direct A, @Ri A, direct A, @Ri A, direct A, @Ri A, #data direct, A	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator AND accumulator to direct byte AND immediate data to direct byte OR register to Accumulator OR direct byte to Accumulator OR indirect RAM to Accumulator OR immediate data to Accumulator OR Accumulator to direct byte OR immediate data to Accumulator Exclusive-OR register to Accumulator Exclusive-OR direct byte to Accumulator Exclusive-OR indirect RAM to A Exclusive-OR immediate data to A Exclusive-OR immediate data to A Exclusive-OR Accumulator to direct byte	1 2 1 2 2 3 1 2 1 2 2 3 1 2 2 2 3 1 2 2 2 2	1 1 1 1 1 1 2 1 1 1 1 2 1 1 1 1 1 1 1 1
MNEMONIC  ANL  ANL  ANL  ANL  ORL  ORL  ORL  ORL  ORL  XRL  XRL  XR	A, Rn A, direct A, @Ri A, data direct, #data A, Rn A, direct A, @Ri A, #data direct, A direct, #data A, Rn A, direct A, @Ri A, Rn A, direct A, @Ri A, #data direct, A direct A, @Ri A, #data direct, A direct A, @Ri A, #data	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator AND Accumulator to direct byte AND immediate data to direct byte OR register to Accumulator OR direct byte to Accumulator OR indirect RAM to Accumulator OR immediate data to Accumulator OR Accumulator to direct byte OR immediate data to direct byte Exclusive-OR register to Accumulator Exclusive-OR direct byte to Accumulator Exclusive-OR immediate data to A Exclusive-OR immediate data to A Exclusive-OR Accumulator to direct byte Exclusive-OR Accumulator to direct byte Exclusive-OR immediate data to A	1 2 1 2 2 3 1 2 2 3 1 2 2 3 1 2 2 3 1 2 2 3 3 1 2 2 3 3 1 2 2 3 3 3 1 2 2 3 3 3 3	1 1 1 1 1 1 2 1 1 1 1 1 2 1 1 1 1 1 1 2 1
MNEMONIC  ANL  ANL  ANL  ANL  ORL  ORL  ORL  ORL  XRL  XRL  XRL  XR	A, Rn A, direct A, @Ri A, data direct, A direct, #data A, Rn A, direct A, @Ri A, #data direct, A direct, #data A, Rn A, direct A, @Ri A, #data A, Rn A, direct A, @Ri A, #data A, Grect A, @Ri A, #data A	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator AND Accumulator to direct byte AND immediate data to direct byte OR register to Accumulator OR direct byte to Accumulator OR indirect RAM to Accumulator OR immediate data to Accumulator OR Accumulator to direct byte OR immediate data to direct byte Exclusive-OR register to Accumulator Exclusive-OR direct byte to Accumulator Exclusive-OR imdirect RAM to A Exclusive-OR immediate data to A Exclusive-OR immediate data to A Exclusive-OR Accumulator to direct byte Exclusive-OR immediate data to direct Clear Accumulator	1 2 1 2 2 3 1 2 2 3 1 2 2 3 1 2 2 3 1 2 2 3 1 2 2 3 1 2 2 3 1 2 1 2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
MNEMONIC  ANL  ANL  ANL  ANL  ORL  ORL  ORL  ORL  XRL  XRL  XRL  XR	A, Rn A, direct A, @Ri A, data direct, A direct, #data A, Rn A, direct A, @Ri A, #data direct, A direct, #data A, Rn A, direct A, @Ri A, #data A, Rn A, direct A, @Ri A, #data A, Grect A, @Ri A, #data A, #data A, #data A	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator AND Accumulator to direct byte AND immediate data to direct byte OR register to Accumulator OR direct byte to Accumulator OR indirect RAM to Accumulator OR indirect RAM to Accumulator OR immediate data to Accumulator OR Accumulator to direct byte OR immediate data to direct byte Exclusive-OR register to Accumulator Exclusive-OR direct byte to Accumulator Exclusive-OR imdirect RAM to A Exclusive-OR immediate data to A Exclusive-OR immediate data to A Exclusive-OR immediate data to direct Clear Accumulator Complement Accumulator	1 2 1 2 2 3 1 2 2 3 1 2 2 3 1 2 2 3 1 2 2 3 1 2 2 3 1 2 1 2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
MNEMONIC  ANL  ANL  ANL  ANL  ORL  ORL  ORL  ORL  XRL  XRL  XRL  XR	A, Rn A, direct A, @Ri A, data direct, A direct, #data A, Rn A, direct A, @Ri A, #data direct, A direct, #data A, Rn A, direct A, @Ri A, #data A, eRi A, #data direct, A direct A, @Ri A, #data A, #data A, #data A	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator AND Accumulator to direct byte AND immediate data to direct byte OR register to Accumulator OR direct byte to Accumulator OR indirect RAM to Accumulator OR indirect RAM to Accumulator OR Accumulator to direct byte OR immediate data to Accumulator OR Accumulator to direct byte Exclusive-OR register to Accumulator Exclusive-OR direct byte to Accumulator Exclusive-OR indirect RAM to A Exclusive-OR immediate data to A Exclusive-OR Accumulator to direct byte Exclusive-OR immediate data to A Exclusive-OR immediate data to direct Clear Accumulator Complement Accumulator Rotate Accumulator Left	1 2 1 2 2 3 1 2 2 3 1 2 2 3 1 2 2 3 1 2 2 3 1 2 2 3 1 2 1 2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
MNEMONIC  ANL  ANL  ANL  ANL  ORL  ORL  ORL  ORL  XRL  XRL  XRL  XR	A, Rn A, direct A, @Ri A, data direct, A direct, #data A, Rn A, direct A, @Ri A, #data direct, A direct, #data A, Rn A, direct A, @Ri A, #data direct, A direct A, @Ri A, #data direct, A direct, A direct, A direct, A A	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator AND Accumulator to direct byte AND immediate data to direct byte OR register to Accumulator OR direct byte to Accumulator OR indirect RAM to Accumulator OR indirect RAM to Accumulator OR Accumulator to direct byte OR immediate data to direct byte OR immediate data to direct byte Exclusive-OR register to Accumulator Exclusive-OR direct byte to Accumulator Exclusive-OR indirect RAM to A Exclusive-OR immediate data to A Exclusive-OR accumulator to direct byte Exclusive-OR immediate data to direct Clear Accumulator Complement Accumulator Rotate Accumulator Left Rotate A Left through the Carry flag	1 2 1 2 2 3 1 2 2 3 1 2 2 3 1 2 2 3 1 2 2 3 1 1 2 2 3 1 1 2 1 1 2 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
MNEMONIC  ANL  ANL  ANL  ANL  ORL  ORL  ORL  ORL  XRL  XRL  XRL  XR	A, Rn A, direct A, @Ri A, data direct, A direct, #data A, Rn A, direct A, @Ri A, #data direct, A direct, A direct, A direct, A direct, #data A, Rn A, direct A, @Ri A, #data direct, A direct, A direct, A direct, A direct, A A	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator AND immediate data to direct byte AND immediate data to direct byte OR register to Accumulator OR direct byte to Accumulator OR indirect RAM to Accumulator OR indirect RAM to Accumulator OR immediate data to direct byte OR immediate data to direct byte OR immediate data to direct byte Exclusive-OR register to Accumulator Exclusive-OR direct byte to Accumulator Exclusive-OR indirect RAM to A Exclusive-OR immediate data to A Exclusive-OR accumulator to direct byte Exclusive-OR accumulator to direct byte Exclusive-OR immediate data to direct Clear Accumulator Complement Accumulator Rotate Accumulator Left Rotate A Left through the Carry flag Rotate Accumulator Right	1 2 1 2 2 3 1 2 2 3 1 2 2 3 1 2 2 3 1 2 2 3 1 1 2 2 3 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
MNEMONIC  ANL  ANL  ANL  ANL  ORL  ORL  ORL  ORL  XRL  XRL  XRL  XR	A, Rn A, direct A, @Ri A, data direct, A direct, #data A, Rn A, direct A, @Ri A, #data direct, A direct, #data A, Rn A, direct A, @Ri A, #data direct, A direct A, @Ri A, #data direct, A direct, A direct, A direct, A A	AND register to Accumulator AND direct byte to Accumulator AND indirect RAM to Accumulator AND immediate data to Accumulator AND Accumulator to direct byte AND immediate data to direct byte OR register to Accumulator OR direct byte to Accumulator OR indirect RAM to Accumulator OR indirect RAM to Accumulator OR Accumulator to direct byte OR immediate data to direct byte OR immediate data to direct byte Exclusive-OR register to Accumulator Exclusive-OR direct byte to Accumulator Exclusive-OR indirect RAM to A Exclusive-OR immediate data to A Exclusive-OR accumulator to direct byte Exclusive-OR immediate data to direct Clear Accumulator Complement Accumulator Rotate Accumulator Left Rotate A Left through the Carry flag	1 2 1 2 2 3 1 2 2 3 1 2 2 3 1 2 2 3 1 2 2 3 1 1 2 2 3 1 1 2 1 1 2 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1





DATA TOAS	CEED			
DATA TRAN	19LEK	DECODITION	DVT	CVC
MNEMONIC		DESCRIPTION	BYTE	CYC
MOV	A, Rn	Move register to Accumulator	1	1
MOV	A, direct	Move direct byte to Accumulator	2	1
MOV	A, @Ri	Move indirect RAM to Accumulator	1	1
MOV	A, #data	Move immediate to Accumulator	2	1
MOV	Rn, A	Move Accumulator to register	1	1
MOV	Rn, direct	Move direct byte to register	2	2
MOV	Rn, #data	Move immediate data to register	2	1
MOV	direct, A	Move Accumulator to direct byte	2	1
MOV	direct, Rn	Move register to direct byte	2	2
MOV	direct, direct	Move direct byte to direct	3	2
MOV	direct, @Ri	Move indirect RAM to direct byte	2	2
MOV	direct, #data	Move immediate data to direct byte	3	2
MOV	@ Ri, A	Move Accumulator to indirect RAM	1	1
MOV	@Ri, direct	Move direct byte to indirect RAM	2	2
MOV	@Ri, #data	Move immediate data to indirect RAM	2	1
MOV	DPTR, #data 16	Load Data Pointer with a 16-bit constant	3	2
MOVC	A, @A + DPTR	Move Code byte relative to DPTR to A	1	2
MOVC	A, @A + PC	Move Code byte relative to PC to A	1	2 2 2 2 2 2 2 2 2
MOVX	A, @Ri	Move External RAM (8-bit addr) to A	1	2
MOVX	A, @DPTR	Move External RAM (16-bit addr) to A	1	2
MOVX	@Ri, A	Move A to External RAM (8-bit addr)	1	2
MOVX	@DPTR, A	Move A to External RAM (16-bit addr)	1	2
PUSH	direct	Pusch direct byte onto stack	2	2
POP	direct	Pop direct byte from stack	2	2
XCH	A, Rn	Exchange register with Accumulator	1	1
XCH	A, direct	Exchange direct byte with Accumulator	2	1
XCH	A, @Ri	Exchange indirect RAM with A	1	1
XCHD	A, @Ri	Exchange low-order nibble ind RAM with A	1	1
BOOLEAN V	ARIABLE MANIPI			
MNEMONIC		DESCRIPTION	BYTE	CYC
CLR	С	Clear Carry flag	1	1
CLR	bit	Clear direct bit	2	1
SETB	С	Set Carry flag	1	1
SETB	bit	Set direct Bit	2	1
CPL	C	Complement Carry flag	1	1
CPL	bit	Complement direct bit	2	1
ANL	C,bit	AND direct bit to Carry flag	2	
ANL	C,/bit	AND complement of direct bit to Carry	2	2 2 2 2
ORL	C,bit	OR direct bit to Carry flag	2	2
ORL	C,/bit	OR complement of direct bit to Carry	2	2
MOV	C,bit	Move direct bit to Carry flag	2	1
MOV	bit, C	Move Carry flag to direct bit	2	2
	AND MACHINE CO		***	_
MNEMONIC		DESCRIPTION	BYTE	CYC
ACALL	addr 11	Absolute Subroutine Call	2	2
LCALL	addr 16	Long Subroutine Call	3	2
RET		Return from subroutine	ĭ	2
RETI		Return from interrupt	i	2
AJMP	addr 11	Absolute Jump	2	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LJMP	addr 16	Long Jump	3	2
SJMP	rel	Short Jump (relative addr)	2	2
JMP	@A + DPTR	Jump indirect relative to the DPTR	1	2
JZ	rel	Jump if Accumulator is Zero	2	2
JNZ	rel	Jump if Accumulator is Not Zero	2	2
JC	rel	Jump if Carry flag is set	2	2
I AHNE.	rol	Jump it No Carry tian	9	9
JNC	rel	Jump if No Carry flag	2	2

	AND MACHINE CO	NTROL (cont.)		-
MNEMONIC		DESCRIPTION	BYTE	CYC
JB	bit. rel	Jump if direct Bit set	3	2
JNB	bit, rel	Jump if direct Bit Not set	3	2
JBC	bit, rel	Jump if direct Bit is set & Clear bit	3	2
CJNE	A, direct, rel	Compare direct to A & Jump if Not Equal	3	2
CJNE	A, #data, rel	Comp. immed. to A & Jump if Not Equal	3	2
CJNE	Rn, #data, rel	Comp. immed. to reg & jump if Not Equal	3	2
CJNE	@Ri. #data, rel	Comp. immed. to ind. & Jump if Not Equal	3	2
DJNZ	Rn, rel	Decrement register & Jump if Not Zero	2	2
DJNZ	direct, rel	Decrement direct & Jump if Not Zero	3	2
NOP		No operation `	1	1

## Notes on data addressing modes:

Rn – Working register R0-R7

direct - 128 internal RAM locations, any I/O port, control or status register

RI - indirect internal RAM location addressed by register R0 or R1

#data - 8-bit constant included in instruction

#data 16 - 16-bit constant included as bytes 2 & 3 of instruction bit - 128 software flags, any I/O pin, control or status bit

## Notes on program addressing modes:

Addr 16 — Destination address for LCALL & LJMP may be anywhere within the 64-k program memory

address space

Addr 11 — Destination address for ACALL & AJMP will be within the same 2-k page of program

memory as the first byte of the following instruction

rel – SJMP and all conditional jumps include an 8-bit offset byte. Range is + 127 – 128 bytes

relative to the first byte of the following instruction.

All mnemonics copyrighted Intel Corporation 1979





## **INSTRUCTION OPCODES IN HEXADECIMAL ORDER**

HEX CODE	NUMB. OF BYTES	MNEM.	OPERANDS
00 102 304 506 708 90 AB 0C DEF 11 11 11 11 11 11 11 11 11 11 11 11 11	123112111111113231121111111132112211122111111	PAJME CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC	code addr code addr A A data addr @R0 @R1 R0 R1 R2 R3 R4 R5 R6 R7 bit addr, code addr code addr A data addr @R0 @R1 R0 R1 R2 R3 R4 R5 R6 R7 bit addr, code addr code addr A data addr QR1 R0 R1 R2 R3 R4 R5 R6 R7 bit addr, code addr code addr A data addr A, data addr A, data A, data addr A, data A, data addr A, GR1 A, R0 A, R1 A, R2 A, R3 A, R4 A, R5 A, R7 bit addr, code addr code addr

HEX	NUMB.		
CODE	OF BYTES	MNEM.	OPERANDS
33	1	RLC	A
34 35	2	ADDC ADDC	A, #data A, data addr
36	1	ADDC	A. @R0
37 38	1	ADDC ADDC	A, @R1 A, R0
39	1	ADDC	A, R1
3A	1	ADDC ADDC	A, R2
3B 3C	i	ADDC	A, R3 A, R4
ЗD	1	ADDC	A, R5
3E 3F	1 1	ADDC ADDC	A, R6 A, R7
40	2	JC	code addr
41 42	2	AJMP ORL	code addr data addr, A
43	3	ORL	data addr, #data
44 45	2	ORL ORL	A, #data A, data addr
46	1	ORL	A, @R0
47 48	1	ORL ORL	A, @R1 A, R0
49	22232211111111	ORL	A, R1
4A 4B	1	ORL ORL	A, R2 A, R3
4Č	j	ORL	A, R4
4D 4E	111222322111	ORL ORL	A, R5 A, R6
4F	1	ORL	A, R7
50 51	2	JNC ACALL	code addr code addr
52	ž	ANL	data adrr, A
53 54	3	ANL ANL	data addr, #data A, #data
55	2	ANL	A, data addr
56 57	1	ANL ANL	A, @R0 A, @R1
58	į	ANL	A, R0
59 5A	1	ANL ANL	A, R1 A, R2
5B	1 1 1	ANL	A, R3
5C 5D	1	ANL ANL	A, R4 A, R5
5E	i	ANL	A, R6
5F 60	1 1 2 2 2 3 2 2	ANL JZ	A, R7 code addr
61	2	AJMP	code addr
62 63	2	XRL	data addr A
64	2	XRL XRL	data addr, #data A, #data
65	2	XRL	A, data addr



5	7	

HEX CODE	NUMB. OF BYTES	MNEM.	OPERANDS
66	1	XRL	A, @R0
67	1	XRL	A, @R1
68	1	XRL	A, R0
69	1	XRL	A, R1
6A	1	XRL	A, R2
6B	1	XRL	A, R3
6C	1	XRL	A, R4
6D	1	XRL	A, R5
6E	1	XRL	A, R6
6F	1	XRL	A, R7
70	2	JNZ	code addr
71	2	ACALL	code addr
72	2	ORL	C, bit addr
73	1	JMP	@A + DPTR
74	2 3	MOV	A, #data
75 76	2	MOV	data addr, #data
77	2	MOV MOV	@R0, #data
78	2		@R1, #data
79	2	MOV MOV	R0, #data R1, #data
7A	2	MOV	
7B	2	MOV	R2, #data R3, #data
7C	2	MOV	R4, #data
7D	2	MOV	R5, #data
7E	2	MOV	R6, #data
7F	2	MOV	R7, #data
80	2	SJMP	code addr
81	2	AJMP	code addr
82	2	ANL	C, bit addr
83	1	MOVC	A, @A + PC
84	1	DIV	AB
85	3	MOV	data addr, data addr
86	2	MOV	data addr, @R0
87	2	MOV	data addr, @R1
88	2	MOV	data addr, R0
89	2	MOV	data addr, R1
8A	2	MOV	data addr, R2
8B	2	MOV	data addr, R3
BC	2	MOV	data addr, R4
8D	2	MOV	data addr, R5
8E	2	MOV	data addr, R6
8F	2	MOV	data addr, R7
90	3	MOV	DPTR, #data
91	2	ACALI	code addr
92	2	MOV	bit addr, C
93	1	MOVC	A, @A + DPTR
94	2	SUBB	A, #data
95	2	SUBB	A, data addr
96	1	SUBB	A, @R0
97	1	SUBB	A, @R1
90	J.	OUDD	A,R0

HEX	NUMB. OF BYTES	MNEM.	OPERANDS
99	1	SUBB	A, R1
9A	1	SUBB	A, R2
9B	1	SUBB	A, R3
9C	1	SUBB	A, R4
9D	1	SUBB	A, R5
9E	1	SUBB	A, R6
9F	1	SUBB	A, R7
A0	2	ORL	C, bit addr
A1	2	AJMP	code addr
<b>A2</b>	2	MOV	C, bit addr
A3	1	INC	DPTR
A4	1	MUL	AB
A5		reserve	
A6	2	MOV	@R0, data addr
<b>A</b> 7	2	MOV	@R1, data addr
<b>A8</b>	2	MOV	R0, data addr
A9	2	MOV	R1, data addr
AA	2	MOV	R2, data addr
AB	2	MOV	R3, data addr
AC	2	MOV	R4, data addr
AD	2	MOV	R5, data addr
ΑE	2	MOV	R6, data addr
AF	2	MOV	R7, data addr
B0	2	ANL	C, bit addr
B1	2	ACALL	code addr
B2	2	CPL	Bit addr
B3	1	CPL	C
B4	3	CUNE	A, #data, code addr
<b>B</b> 5	3	CJNE	A, data addr, code addr
B6	3	CJNE	@R0, #data, code addr
B7	3	CUNE	@R1, #data, code addr
B8	3	CJNE	R0, #data, code addr
B9	3	CJNE	R1, #data, code addr
BA	3	CUNE	R2, #data, code addr
BB	3	CJNE	R3, #data, code addr
BC	3	CUNE	R4, #data, code addr
BD	3	CUNE	R5, #data, code addr
BE	3	CJNE	R6, #data, code addr
BF	3	CJNE	R7, #data, code addr
C0	2	PUSH	data addr
C1	2	AJMP	code addr
C2	2	CLR	bit addr
C3	1	CLR	C
C4	1	SWAP	A data addr
C5	2	XCH	A, data addr
C6	1	XCH	A, @R0
C7	1	XCH	A, @R1
C8	1	XCH	A, R0
C9	1	XCH	A, R1
CA	1	XCH	A, R2
CB	1	XCH	A, R3

HEX	NUMB. OF BYTES	MNEM.	OPERANDS
CCDECF D01 D03 D4 D05 D07 D09 D08 D07 D09 D08 D07 D09	1111222113112222222222121112	XCH XCH XCH XCH PACETB SETB DJSHD DJSNZ DJ	A, R4 A, R5 A, R6 A, R7 data addr code addr bit addr C A data addr, code addr A, @R0 A, @R1 R0, code addr R1, code addr R2, code addr R3, code addr R4, code addr R4, code addr R5, code addr R7, code addr R6, code addr R7, code addr A, @DPTR code addr A, @ DPTR code addr A, @ R0 A, @ R1 A A, data addr

HEX CODE	NUMB. OF BYTES	MNEM.	OPERANDS
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	MOV MOV MOV MOV MOV MOV MOVX ACALL MOVX MOVX MOV MOV MOV MOV MOV MOV MOV MOV MOV MOV	

## **ORDERING INFORMATION**

