


## 256K X 8 SRAM

#### MS8256FK-45/55

Issue 1.2: September 1993

#### ADVANCE PRODUCT INFORMATION



V<sub>cc</sub> GND

## V<sub>∞</sub> A15 **A17** WE A13 **8A A9** A11 ŌE A10 CS **D7 D6 D5 D4 D3** A0-A17 Address Inputs D0-7 Data Input/Output **CS** Chip Select OE **Output Enable** WE Write Enable

Power (+5V) Ground

# Package Details Dimensions in mm (inches). 40.64 (1.600) MS8256FKL-45 0890 27763 15.60 (0.614) PIN 1 7.00 (0.276)15.24 2.54 (0.100) 3.80 (0.150) (0.600)


524,288 x 8 CMOS High Speed Static RAM

#### **Features**

Very Fast Access Times of 45/55 ns (35 ns under development) JEDEC Standard 32 pin DIL footprint Operating Power 350 mW (typ.) Low Power Standby 200 µW (typ.) 20 μW (typ.) - L

Battery back-up capability **Completely Static Operation** Common data inputs & outputs **Onboard Decoupling Capacitors** 

## **Block Dlagram**



## Absolute Maximum Ratings (1)

Voltage on any pin relative to V <sub>ss</sub> (2)	$V_{\tau}$	-0.5 to +7	٧
Power Dissipation	$\mathbf{P}_{\mathbf{r}}^{\cdot}$	1	W
Storage Temperature	T <sub>stg</sub>	-55 to +150	<b>℃</b>

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) V, can be -2.0V pulse of less than 10ns.

## **Recommended Operating Conditions**

		min	typ	max	
Supply Voltage	V <sub>cc</sub>	4.5	5.0	5.5	V
Input High Voltage	V <sub>H</sub>	2.2	-	0.6	V
Input Low Voltage	V."	-0.5	-	8.0	V
Operating Temperature	T,	0	-	70	°C
	T,	-40	-	85	°C (8512I)

# DC Electrical Characteristics ( $V_{cc}=5V\pm10\%$ , $T_{a}=-40$ °C to +85°C)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	l <sub>u1</sub>	0V≤V <sub>M</sub> ≤V <sub>cc</sub>	•	-	4	μА
Output Leakage Current	الم	CS=V <sub>H</sub> , V <sub>vo</sub> =GND to V <sub>cc</sub>	-	-	4	μΑ
Operating Supply Current	t l <sub>∞</sub>	CS=V <sub>IL</sub> ,I <sub>IO</sub> =0mA, minimum cycle	-	140	240	mA
Standby SupplyCurrent	I <sub>sa</sub>	CS=V <sub>st</sub> , minimum cycle	-	60	120	mA
	I <sub>SB1</sub>	CS≥V <sub>cc</sub> -0.2V, 0.2V≥V <sub>N</sub> ≥V <sub>cc</sub> -0.2V	-	0.04	4	mA
-L Part	I <sub>SB2</sub>	CS≥V <sub>cc</sub> -0.2V, 0.2V≥V <sub>M</sub> ≥V <sub>cc</sub> -0.2V	-	4	400	μΑ
Output Voltage	Val	l <sub>oc</sub> =8.0mA	-	-	0.4	V
	V <sub>OH</sub>	I <sub>oH</sub> =-4.0mA	2.4	-	•	V

Typical values are at V<sub>cc</sub>=5.0V,T<sub>A</sub>=25°C and specified loading.

# Capacitance (V<sub>cc</sub>=5V±10%,T<sub>A</sub>=25°C)


Parameter	Symbol	Test Condition	max	Unit
I/P Capacitance	C <sub>IN1</sub>	V <sub>w</sub> = 0V	12	ρF
I/O Capacitance	C <sup>no</sup>	$V_{VO}^{m} = 0V$	11	pF

Note: Capacitance calculated, not measured.

#### **AC Test Conditions**

#### **Output Load Circuits**


- \* Input pulse levels: GND to 3.0V
- \* Input rise and fall times: 5ns
- \* Input and Output timing reference levels: 1.5V
- \* Output load: See Load Diagram
- \* V<sub>c</sub>=5V±10%




## **Read Cycle Timing**

		-	45		55		
Parameter	Symbol	min	max	min	max	Unit	Note
Read Cycle Time	t <sub>RC</sub>	45	-	55	-	ns	
Address Access Time	t	-	45	-	55	ns	
Chip Select Access Time	tacs	-	45	-	55	ns	
Output Enable to Output Valid	t <sub>oe</sub>	-	23	-	30	ns	
Output Hold from Address Change	t <sub>on</sub>	5	-	5	-	ns	
Chip Selection to Output in Low Z	tciz	10	-	10	-	ns	1
Output Enable to Output in Low Z	touz	0	-	0	-	ns	1
Chip Deselection to Output in High 2		0	20	0	20	ns	1
Output Disable to Output in High Z	t <sub>oHZ</sub>	0	15	0	20	ns	1


## Read Cycle No.1 Timing Waveform (1,2)



## Read Cycle No.2Timing Waveform (1,2,3,5)



# Read Cycle No. 3Timing Waveform (1,2,4,5)



#### Notes:

- Transition is measured ±200mV from steady voltage with Load B. This parameter is sampled and not 100% tested.

- WE is High for Read Cycle.
   Device is continuously selected, CS=V<sub>IL</sub>.
   Address valid prior to or coincident with CS transition Low.
- OE=V<sub>IL</sub>.


Write	Cycle	Timing
-------	-------	--------

		<u>-45</u>		-55			
Parameter	Symbol	min	max	min	max	Unit	Note
Write Cycle Time	t <sub>RC</sub>	45	-	55	-	ns	
Chip Selection to End of Write	t <sub>cw</sub>	40	-	50	-	ns	
Address Valid to End of Write	taw	40	-	50	-	ns	
Address Setup Time	tas	0	-	0	-	ns	
Write Pulse Width	t <sub>wp</sub>	35	_	40	•	ns	
Write Recovery Time	t <sub>wa</sub>	3	-	3	-	ns	
Write to Output in High Z	•	0	15	0	20	ns	2
Data to Write Time Overlap	t <sub>DW</sub>	25	-	30	-	ns	
Data Hold from Write Time	A	0	-	0	-	ns	
Output Disable to Output in High Z	ι <sub>DH</sub> †	Õ	15	0	20	ns	2
Output Active from End of Write	t <sub>ow</sub>	ŏ	-	0	-	ns	1


#### Notes:

- Transition is measured ±200 mV from steady state voltage. This parameter is sampled and not 100% tested.
   t<sub>wiz</sub> and t<sub>oiz</sub> are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

# Write Cycle No. 1 Timing Waveform



#### Write Cycle No.2 Timing Waveform (5)




#### Notes:


- A write occurs during the overlap (t<sub>wp</sub>) of a low CS and a low WE.
   t<sub>wn</sub> is measured from the earlier of CS or WE going high to the end of write cycle.
   During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- 4. If the CS low transition occurs simultaneously with or after the WE low transition, O/P's remain in a high impedance state.
- 5. OE is continuously low.  $(\overline{OE}=V_u)$
- 6. Dout is in the same phase as written data of this write cycle.
- 7. Dout is the read data of next address.
- 8. If CS is low during this period, I/O pins are in the output state. I/P signals out of phase must not be applied to I/O pins.

Parameter	Symbol	Test Cond	lition	min ————	typ	max	Unit
V <sub>∞</sub> for Data Reten	tion	V <sub>DR</sub>	CS>=V <sub>cc</sub> -0.2V	2.0	-	-	٧
Data Retention Cui	rrent	CCDR	V <sub>cc</sub> =3.0V, <del>CS</del> ≥V <sub>cc</sub> -0.2	-	4	200(2)	μΑ
Chip Deselect to D	ata Retention Tim	e t <sub>cor</sub>	See Retention Waveform	1 O	-	-	ns
Operation Recover	y Time	t <sub>e</sub>	See Retention Waveform	ı t <sub>ec</sub> (1)	-	-	ns

# Low $V_{\rm cc}$ Data Retention Timing Waveform



## Ordering information



The policy of the company is one of continuous development and while the information presented in this data sheet is believed to be accurate, no liability is assumed for any data contained within. The company reserves the right to make changes without notice at any time.

mofaic

Mosaic

Semiconductor