

18Mb ZBT[®] SRAM

MT55L1MY18F, MT55V1MV18F, MT55L512Y32F, MT55V512V32F, MT55L512Y36F, MT55V512V36F

3.3V VDD, 3.3V or 2.5V I/O; 2.5V VDD 2.5V I/O

FEATURES

- High frequency and 100 percent bus utilization
- Fast cycle times: 10ns, 11ns and 12ns
- Single $+3.3V \pm 5\%$, or $2.5V \pm 5\%$ power supply (VDD)
- Separate +3.3V or +2.5V isolated output buffer supply (VDDQ)
- Advanced control logic for minimum control signal interface
- Individual BYTE WRITE controls may be tied LOW
- Single R/W# (read/write) control pin
- CKE# pin to enable clock and suspend operations
- Three chip enables for simple depth expansion
- Clock-controlled and registered addresses, data I/Os, and control signals
- Internally self-timed, fully coherent WRITE
- Internally self-timed, registered outputs to eliminate the need to control OE#
- SNOOZE MODE for reduced-power standby
- Common data inputs and data outputs
- · Linear or Interleaved Burst Modes
- Burst feature (optional)
- Pin/function compatibility with 2Mb, 4Mb, and 8Mb ZBT SRAM

OPTIONS TQFP MARKING*

•	Timing (Access/Cycle/MHz)	
	2.5V VDD, 2.5V I/O	
	6.6ns/8.8ns/113 MHz	-8.8
	7.5ns/10ns/100 MHz	-10
	9ns/12ns/83 MHz	-12
	3.3V VDD, 3.3V or 2.5V I/O	
	7.5ns/10ns/100 MHz	-10
	8.5ns/11ns/90 MHz	-11
	9ns/12ns/83 MHz	-12

•	Configurations
	3.3V VDD, 3.3V or 2.5V I/O
	136 10

1 Meg x 18	MT55L1MY18F
512K x 32	MT55L512Y32F
512K x 36	MT55L512Y36F
2.5V Vdd, 2.5V I/O	
1 Meg x 18	MT55V1MV18F
512K x 32	MT55V512V32F
512K x 36	MT55V512V36F

 Pack 	cages
--------------------------	-------

100-pin TQFP	T
165-pin FBGA	F
119-pin BGA	В

100-Pin TQFP¹ 165-Pin FBGA 119-Pin BGA² NOTE: 1. JEDEC-standard MS-026 BHA (LQFP). 2. JEDEC-standard MS-028 BHA (PBGA).

• Operating Temperature Range Commercial (0°C to +70°C)

None


Part Number Example:

MT55L512Y32FT-11


^{*} A Part Marking Guide for the FBGA devices can be found on Micron's Web site—http://www.micron.com/support/index.html.



FUNCTIONAL BLOCK DIAGRAM 1 MEG x 18



FUNCTIONAL BLOCK DIAGRAM 512K x 32/36



NOTE: Functional block diagrams illustrate simplified device operation. See truth table, pin descriptions, and timing diagrams for detailed information.



GENERAL DESCRIPTION

The Micron[®] Zero Bus Turnaround[™] (ZBT[®]) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process.

Micron's 18Mb ZBT SRAMs integrate a 1 Meg x 18, 512K x 32, or 512K x 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. These SRAMs are optimized for 100 percent bus utilization, eliminating any turnaround cycles for READ to WRITE, or WRITE to READ, transitions. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input (CLK). The synchronous inputs include all addresses, all data inputs, chip enable (CE#), two additional chip enables for easy depth expansion (CE2, CE2#), cycle start input (ADV/LD#), synchronous clock enable (CKE#), byte write enables (BWa#, BWb#, BWc#, and BWd#), and read/write (R/W#).

Asynchronous inputs include the output enable (OE#, which may be tied LOW for control signal minimization), clock (CLK) and snooze enable (ZZ, which may be tied LOW if unused). There is also a burst mode pin (MODE) that selects between interleaved and linear burst modes. MODE may be tied HIGH, LOW or left unconnected if burst is unused. The flow-through data-out (Q) is enabled by OE#. WRITE cycles can be from one to four bytes wide as controlled by the write control inputs.

All READ, WRITE, and DESELECT cycles are initiated by the ADV/LD# input. Subsequent burst addresses can be internally generated as controlled by the burst advance pin (ADV/LD#). Use of burst mode is optional. It is allowable to give an address for each individual READ

and WRITE cycle. BURST cycles wrap around after the fourth access from a base address.

To allow for continuous, 100 percent use of the data bus, the flow-through ZBT SRAM uses a LATE WRITE cycle. For example, if a WRITE cycle begins in clock cycle one, the address is present on rising edge one. BYTE WRITEs need to be asserted on the same cycle as the address. The write data associated with the address is required one cycle later, or on the rising edge of clock cycle two.

Address and write control are registered on-chip to simplify WRITE cycles. This allows self-timed WRITE cycles. Individual byte enables allow individual bytes to be written. During a BYTE WRITE cycle, BWa# controls DQa pins; BWb# controls DQb pins; BWc# controls DQc pins; and BWd# controls DQd pins. Cycle types can only be defined when an address is loaded, i.e., when ADV/LD# is LOW. Parity/ECC bits are only available on the x36 versions.

The device is ideally suited for systems requiring high bandwidth and zero bus turnaround delays.

Please refer to Micron's Web site (<u>www.micron.com/</u> sram) for the latest data sheet.

DUAL VOLTAGE I/O

The 3.3V VDD device is tested for 3.3V and 2.5V I/O function. The 2.5V VDD device is tested for only 2.5V I/O function.



TQFP PIN ASSIGNMENT TABLE

PIN#	x18	x32	x36	
1	NC	NF	DQPc	
3	NC	DQc	DQc	
3	NC	DQc	DQc	
4		VddQ		
5 6		Vss		
	NC	DQc	DQc	
7	NC	DQc	DQc	
8	DQb	DQc	DQc	
9	DQb	DQc	DQc	
10		Vss		
11		$V_{DD}Q$		
12	DQb	DQc	DQc	
13	DQb	DQc	DQc	
14		Vss1		
15		Vdd		
16		V_{DD}^2		
17		Vss		
18	DQb	DQd	DQd	
19	DQb	DQd	DQd	
20	VddQ			
21	Vss			
22	DQb	DQd	DQd	
23	DQb	DQd	DQd	
24	DQb	DQd	DQd	
25	NC	DQd	DQd	

PIN #	x18	x32	x36				
26		Vss					
27	VDDQ						
28	NC	DQd	DQd				
29	NC	DQd	DQd				
30	NC	NF	DQPd				
31	M	ODE (LBC	D#)				
32		SA					
33		SA					
34		SA					
35		SA					
36	SA1						
37	SA0						
38	DNU						
39	DNU						
40	Vss						
41	Vdd						
42	DNU						
43	DNU						
44	SA						
45	SA						
46	SA						
47	SA						
48	SA						
49	SA						
50		SA					

PIN #	x18	x32	x36		
51	NC	NF	DQPa		
52	NC	DQa	DQa		
53	NC	DQa	DQa		
54		VDDQ			
55		Vss			
56	NC	DQa	DQa		
57	NC	DQa	DQa		
58		DQa			
59		DQa			
60		Vss			
61		VddQ			
62	DQa				
63	DQa				
64	ZZ				
65	V _{DD}				
66	Vss ¹				
67	Vss				
68	DQa	DQb	DQb		
69	DQa	DQb	DQb		
70	V _{DD} Q				
71	Vss				
72	DQa	DQb	DQb		
73	DQa	DQb	DQb		
74	DQa	DQb	DQb		
75	NC	DQb	DQb		


PIN #	x18 x32 x36				
76	Vss				
77		VddQ			
78	NC	DQb	DQb		
79	NC	DQb	DQb		
80	SA	NF	DQPb		
81		SA			
82		SA			
83		SA			
84		SA			
85		ADV/LD#	#		
86		OE# (G#)			
87		CKE#			
88	R/W#				
89	CLK				
90		Vss			
91		V_{DD}			
92		CE2#			
93		BWa#			
94		BWb#			
95	NC BWc# BWc#				
96	NC BWd# BWd#				
97	CE2				
98	CE#				
99	SA				
100	SA				

NOTE: 1. Pins 14 and 66 do not have to be connected directly to Vss if the input voltage is $\leq V_{IL}$.

- 2. Pin 16 does not have to be connected directly to VDD if the input voltage is ≥ VIH.
- 3. NF for x32 version, DQPx for x36 version.



PIN ASSIGNMENT (TOP VIEW) 100-PIN TQFP



NOTE: 1. NF for x32 version, DQPx for x36 version.

- 2. Pins 14 and 66 do not have to be connected directly to Vss if the input voltage is \leq VIL.
- 3. Pin 16 does not have to be connected directly to VDD if the input voltage is ≥ VIH.



TQFP PIN DESCRIPTIONS

x18	x32/36	SYMBOL	TYPE	DESCRIPTION
37 36 32-35, 44-50, 80-84, 99, 100	37 36 32-35, 44-50, 81-84, 99, 100	SA0 SA1 SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK. SAO and SA1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.
93 94 - -	93 94 95 96	BWa# BWb# BWc# BWd#	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written when a WRITE cycle is active and must meet the setup and hold times around the rising edge of CLK. BYTE WRITEs need to be asserted on the same cycle as the address. BWa# controls DQa pins; BWb# controls DQb pins; BWc# controls DQc pins; BWd# controls DQd pins.
89	89	CLK	Input	Clock: This signal registers the address, data, chip enables, byte write enables, and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
98	98	CE#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded (ADV/LD# LOW).
92	92	CE2#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded (ADV/LD# LOW). This input can be used for memory depth expansion.
97	97	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device and is sampled only when a new external address is loaded (ADV/LD# LOW). This input can be used for memory depth expansion.
86	86	OE# (G#)	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers. G# is the JEDEC-standard term for OE#.
85	85	ADV/LD#	Input	Synchronous Address Advance/Load: When HIGH, this input is used to advance the internal burst counter, controlling burst access after the external address is loaded. When ADV/LD# is HIGH, R/W# is ignored. A LOW on ADV/LD# clocks a new address at the CLK rising edge.
87	87	CKE#	Input	Synchronous Clock Enable: This active LOW input permits CLK to propagate throughout the device. When CKE is HIGH, the device ignores the CLK input and effectively internally extends the previous CLK cycle. This input must meet setup and hold times around the rising edge of CLK.
64	64	ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored. This pin has an internal pull-down and can be floating.

(continued on next page)




TQFP PIN DESCRIPTIONS (continued)

x18	x32/36	SYMBOL	TYPE	DESCRIPTION
88	88	R/W#	Input	Read/Write: This input determines the cycle type when ADV/LD# is LOW and is the only means for determining READs and WRITEs. READ cycles may not be converted into WRITEs (and vice versa) other than by loading a new address. A LOW on this pin permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK. Full bus-width WRITEs occur if all byte write enables are LOW.
31	31	MODE (LBO#)	Input	Mode: This input selects the burst sequence. A LOW on this pin selects linear burst. NC or HIGH on this pin selects interleaved burst. Do not alter input state while device is operating. LBO# is the JEDEC-standard term for MODE.
(a) 58, 59, 62, 63, 68, 69, 72-74 (b) 8, 9, 12, 13, 18, 19, 22-24	(a) 52, 53, 56-59, 62, 63 (b) 68, 69, 72-75, 78, 79 (c) 2, 3, 6-9, 12, 13 (d) 18, 19, 22-25, 28, 29	DQa DQb DQc DQd	Input/ Output	SRAM Data I/Os: Byte "a" is associated with DQa pins; Byte "b" is associated with DQb pins; Byte "c" is associated with DQc pins; Byte "d" is associated with DQd pins. Input data must meet setup and hold times around the rising edge CLK.
- -	51 80 1 30	NF/DQPa NF/DQPb NF/DQPc NF/DQPd	I/O	No Function/Data Bits: On the x32 version, these pins are no function (NF) and can be left floating or connected to GND to minimize thermal impedance. On the x36 version, these bits are DQs. No function balls are internally connected to the die and have the capacitance of an input pin. It is allowable to leave these pins unconnected or driven by signals.
15, 16, 41, 65, 91	15, 16, 41, 65, 91	VDD	Supply	Power Supply: See DC Electrical Characteristics and Operating Conditions for range.
4, 11, 20, 27, 54, 61, 70, 77	4, 11, 20, 27, 54, 61, 70, 77	VddQ	Supply	Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range.
5, 10, 14, 17, 21, 26, 40, 55, 60, 66, 67, 71, 76, 90	5, 10, 14, 17, 21, 26, 40, 55, 60, 66, 67, 71, 76, 90	Vss	Supply	Ground: GND.
1-3, 6, 7, 25, 28-30, 51-53, 56, 57, 75, 78, 79, 95, 96	_	NC	-	No Connect: These pins can be left floating or connected to GND to minimize thermal impedance.
38, 39, 42, 43	38, 39, 42, 43	DNU	_	Do Not Use: These signals may either be unconnected or wired to GND to minimize thermal impedance.



PIN LAYOUT (TOP VIEW) 165-PIN FBGA



^{*}No Function (NF) is used on the x32 version. Parity (DQPx) is used on the x36 version.



FBGA PIN DESCRIPTIONS

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
6R 6P 2A, 2B, 3P, 3R, 4P, 4R, 8P, 8R, 9A, 9B, 9P, 9R, 10A, 10B, 10P, 10R, 11A, 11R	6R 6P 2A, 2B, 3P, 3R, 4P, 4R, 8P, 8R, 9A, 9B, 9P, 9R, 10A, 10B, 10P, 10R, 11R	SA0 SA1 SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
5B 4A - -	5B 5A 4A 4B	BWa# BWb# BWc# BWd#	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. For the x18 version, BWa# controls DQa pins and DQPa; BWb# controls DQb pins and DQPb. For the x32 and x36 versions, BWa# controls DQa pins and DQPa; BWb# controls DQb pins and DQPb; BWc# controls DQc pins and DQPc; BWd# controls DQd pins and DQPd. Parity is only available on the x18 and x36 versions.
7A	7A	CKE#	Input	Synchronous Clock Enable: This active LOW input permits CLK to propogate throughout the device. When CKE# is HIGH, the device ignores the CLK input and effectively internally extends the previous CLK cycle. This input must meet the setup and hold times around the rising edge of CLK.
7B	7В	R/W#	Input	Read/Write: This input determines the cycle type when ADV/LD# is LOW and is the only means for determining READs and WRITES. READ cycles may not be converted into WRITES (and vice versa) other than by loading a new address. A LOW on this pin permits BYTE WRITE operations to meet the setup and hold times around the rising edge of CLK. Full bus-width WRITES occur if all byte write enables are LOW.
6B	6B	CLK	Input	Clock: This signal registers the address, data, chip enable, byte write enables, and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
3A	3A	CE#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device. CE# is sampled only when a new external address is loaded. (ADV/LD# LOW)
6A	6A	CE2#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded.
11H	11H	ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored.
3B	3B	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device and is sampled only when a new external address is loaded.

(continued on next page)

FBGA PIN DESCRIPTIONS (continued)

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
8B	8B	OE#(G#)	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers.
8A	8A	ADV/LD#	Input	Synchronous Address Advance/Load: When HIGH, this input is used to advance the internal burst counter, controlling burst access after the external address is loaded. When ADV/LD# is HIGH, R/W# is ingored. A LOW on ADV/LD# clocks a new address at the CLK rising edge.
1R	1R	MODE (LB0#)	Input	Mode: This input selects the burst sequence. A LOW on this input selects "linear burst." NC or HIGH on this input selects "interleaved burst." Do not alter input state while device is operating.
5R 5P 7R	5R 5P 7R	TMS TDI TCK	Input	IEEE 1149.1 Test Inputs: JEDEC-standard 2.5V I/O levels. These pins may be left not connected if the JTAG function is not used in the circuit.
(b) 1J, 1K, 1L, 1M, 2D,	11K, 11L, 11M (b) 10D, 10E, 10F, 10G, 11D,	DQa DQb	Input/ Output	SRAM Data I/Os: For the x18 version, Byte "a" is associated with DQa pins; Byte "b" is associated with DQb pins. For the x32 and x36 versions, Byte "a" is associated with DQa pins; Byte "b" is associated with DQb pins; Byte "c" is associated with DQc pins; Byte "d" is associated with DQd pins. Input data must meet setup and
2E, 2F, 2G	11E, 11F, 11G (c) 1D, 1E, 1F, 1G, 2D, 2E, 2F, 2G (d) 1J, 1K, 1L, 1M, 2J, 2K, 2L, 2M	DQc DQd		hold times around the rising edge of CLK.
11C 1N - -	11N 11C 1C 1N	NF/DQPa NF/DQPb NF/DQPc NF/DQPd	NC/ I/O	No Function/Parity Data I/Os: On the x32 version, these are no function (NF). On the x18 version, Byte "a" parity is DQPa; Byte "b" parity is DQPb. On the x36 version, Byte "a" parity is DQPa; Byte "b" parity is DQPb; Byte "c" parity is DQPc; Byte "d" parity is DQPd. No function pins are internally connected to the die and have the capacitance of an input pin. It is allowable to leave these pins unconnected or driven by signals.
2H, 4D, 4E, 4F, 4G, 4H, 4J, 4K, 4L, 4M, 8D, 8E, 8F, 8G, 8H, 8J, 8K, 8L, 8M	2H, 4D, 4E, 4F, 4G, 4H, 4J, 4K, 4L, 4M, 8D, 8E, 8F, 8G, 8H, 8J, 8K, 8L, 8M	Vod	Supply	Power Supply: See DC Electrical Characteristics and Operating Conditions for range.
3C, 3D, 3E, 3F, 3G, 3J, 3K, 3L, 3M, 3N, 9C, 9D, 9E, 9F, 9G, 9J, 9K, 9L, 9M, 9N	3C, 3D, 3E, 3F, 3G, 3J, 3K, 3L, 3M, 3N, 9C, 9D, 9E, 9F, 9G, 9J, 9K, 9L, 9M, 9N	VDDQ	Supply	Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range.

(continued on next page)




FBGA PIN DESCRIPTIONS (continued)

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
1H, 4C, 4N,	1H, 4C, 4N,	Vss	Supply	Ground: GND.
5C, 5D, 5E, 5F,	5C, 5D, 5E, 5F,			
5G, 5H, 5J,	5G, 5H, 5J,			
5K, 5L, 5M,	5K, 5L, 5M,			
6C, 6D, 6E, 6F,				
	6G, 6H, 6J,			
	6K, 6L, 6M,			
7C, 7D, 7E,				
	7F, 7G, 7H,			
7J, 7K, 7L,				
7M, 7N, 8C, 8N	7M, 7N, 8C, 8N			
7P	7P	TDO	Output	IEEE 1149.1 Test Output: JEDEC-standard 2.5V I/O level.
1A, 1B, 1C,	1A, 1B, 1P,	NC	-	No Connect: These signals are not internally connected and
1D, 1E, 1F,	2C, 2N, 2P,			may be connected to ground to improve package heat
1G, 1P, 2C,	2R, 3H, 5N,			dissipation.
2J, 2K, 2L,	6N, 9H, 10C,			
2M, 2N, 2P,				
2R, 3H, 4B,	11A, 11B,			
5A, 5N, 6N,	11P			
9H, 10C,				
10D, 10E,				
10F, 10G,				
10H, 10N,				
11B, 11J,				
11K, 11L,				
11M, 11N,				
11P				



PIN LAYOUT (TOP VIEW) 119-PIN BGA



NOTE: 1. NF for x32 version, DQPx for x36 version.

- 2. Pins 5J and 5R do not have to be connected directly to Vss if the input voltage is \leq VIL.
- 3. Pin 3J does not have to be connected directly to V_{DD} if the input voltage is $\geq V_{IH}$.



BGA PIN DESCRIPTIONS

x18	x32/36	SYMBOL	TYPE	DESCRIPTION
4P 4N 2A, 3A, 4A, 5A, 6A, 3B, 5B, 2C, 3C, 5C, 6C, 4G, 2R, 6R, 2T 3T, 5T, 6T		SA0 SA1 SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK. SAO and SA1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.
5L 3G – –	5L 5G 3G 3L	BWa# BWb# BWc# BWd#	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written when a WRITE cycle is active and must meet the setup and hold times around the rising edge of CLK. BYTE WRITEs need to be asserted on the same cycle as the address. BWa# controls DQa pins; BWb# controls DQb pins; BWc# controls DQc pins; BWd# controls DQd pins.
4K	4K	CLK	Input	Clock: This signal registers the address, data, chip enables, byte write enables, and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
4E	4E	CE#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded (ADV/LD# LOW).
2В	2В	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device and is sampled only when a new external address is loaded.
6B	6В	CE2#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded.
4F	4F	OE# (G#)	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers. G# is the JEDEC-standard term for OE#.
4B	4В	ADV/LD#	Input	Synchronous Address Advance/Load: When HIGH, this input is used to advance the internal burst counter, controlling burst access after the external address is loaded. When ADV/LD# is HIGH, R/W# is ignored. A LOW on ADV/LD# clocks a new address at the CLK rising edge.
4M	4M	CKE#	Input	Synchronous Clock Enable: This active LOW input permits CLK to propagate throughout the device. When CKE is HIGH, the device ignores the CLK input and effectively internally extends the previous CLK cycle. This input must meet setup and hold times around the rising edge of CLK.
7T	7Т	ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored.

(continued on next page)



BGA PIN DESCRIPTIONS (continued)

x18	x32/36	SYMBOL	TYPE	DESCRIPTION
4H	4Н	R/W#	Input	Read/Write: This input determines the cycle type when ADV/LD# is LOW and is the only means for determining READs and WRITEs. READ cycles may not be converted into WRITEs (and vice versa) other than by loading a new address. A LOW on this pin permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK. Full bus-width WRITEs occur if all byte write enables are LOW.
3R	3R	MODE (LBO#)	Input	Mode: This input selects the burst sequence. A LOW on this pin selects linear burst. NC or HIGH on this pin selects interleaved burst. Do not alter input state while device is operating. LBO# is the JEDEC-standard term for MODE.
2U 3U 4U	2U 3U 4U	TMS TDI TCK	Input	IEEE 1149.1 Test Inputs: JEDEC-standard 2.5V I/O levels. These pins may be left Not Connected if the JTAG function is not used in the circuit.
(a)7E, 6F, 7G, 6H, 6D, 7K, 6L, 6N, 7P (b) 1D, 2E, 2G, 1H, 2K, 1L, 2M, 1N, 2P –	(a) 6K-6N, 7K, 7L, 7N, 7P (b) 6E-6H, 7D, 7E, 7G, 7H (c) 1D, 1E, 1G, 1H, 2E-2H (d) 1K, 1L, 1N, 1P, 2K-2N	DQa DQb DQc DQd	Input/ Output	SRAM Data I/Os: Byte "a" is associated with DQa pins; Byte "b" is associated with DQb pins; Byte "c" is associated with DQc pins; Byte "d" is associated with DQd pins. Input data must meet setup and hold times around the rising edge CLK.
- -	6P 6D 2D 2P	NF/DQPa NF/DQPb NF/DQPc NF/DQPd	NF/ I/O	No Function/Data Bits: On the x32 version, these pins are no function (NF) and can be left floating or connected to GND to minimize thermal impedance. On the x36 version, these bits are DQs. No function balls are internally connected to the die and have the capacitance of an input pin. It is allowable to leave these pins unconnected or driven by signals.
5U	5U	TDO	Output	IEEE 1149.1 Test Output: JEDEC-standard 2.5V I/O level.
4C, 2J, 4J, 6J, 4R, 3J	4C, 2J, 4J, 6J, 4R 3J	VDD	Supply	Power Supply: See DC Electrical Characteristics and Operating Conditions for range.
1A, 1F, 1J, 1M, 1U, 7A, 7F, 7J, 7M, 7U	1A, 1F, 1J, 1M, 1U, 7A, 7F, 7J, 7M, 7U	VddQ	Supply	Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range.
3D, 3E, 3F, 3H, 3K-3P, 5D-5K, 5M-5R	3D, 3E, 3F, 3H, 3K, 3M, 3N, 3P, 5D-5F, 5H-5K, 5M-5R	Vss	Supply	Ground: GND.
1B, 1C, 1E, 1G, 1K, 1P, 1R, 1T, 2D, 2F, 2H, 2L, 2N, 4D, 4L, 4T, 6E, 6G, 6K, 6M, 6P, 6U, 7B-7D, 7H, 7L, 7N, 7R	1B, 1C, 1R, 1T, 2T, 4D, 4L, 6T, 6U, 7B, 7C, 7R	NC	_	No Connect: These pins can be left floating or connected to GND to minimize thermal impedance.



INTERLEAVED BURST ADDRESS TABLE (MODE = NC OR HIGH)

FIRST ADDRESS (EXTERNAL)	SECOND ADDRESS (INTERNAL)	THIRD ADDRESS (INTERNAL)	FOURTH ADDRESS (INTERNAL)
XX00	XX01	XX10	XX11
XX01	XX00	XX11	XX10
XX10	XX11	XX00	XX01
XX11	XX10	XX01	XX00

LINEAR BURST ADDRESS TABLE (MODE = LOW)

FIRST ADDRESS (EXTERNAL)	SECOND ADDRESS (INTERNAL)	THIRD ADDRESS (INTERNAL)	FOURTH ADDRESS (INTERNAL)
XX00	XX01	XX10	XX11
XX01	XX10	XX11	XX00
XX10	XX11	XX00	XX01
XX11	XX00	XX01	XX10

PARTIAL TRUTH TABLE FOR READ/WRITE COMMANDS (x18)

FUNCTION	R/W#	BWa#	BWb#
READ	Н	Х	Χ
WRITE Byte "a"	L	L	Н
WRITE Byte "b"	L	Η	L
WRITE All Bytes	L	L	L
WRITE ABORT/NOP	L	Н	Н

NOTE: Using R/W# and byte write(s), any one or more bytes may be written.


PARTIAL TRUTH TABLE FOR READ/WRITE COMMANDS (x32/x36)

FUNCTION	R/W#	BWa#	BWb#	BWc#	BWd#
READ	Н	Х	Х	Х	Х
WRITE Byte "a"	L	L	Н	Н	Н
WRITE Byte "b"	L	Н	L	Н	Н
WRITE Byte "c"	L	Н	Н	L	Н
WRITE Byte "d"	L	Н	Н	Н	L
WRITE All Bytes	Ĺ	L	L	L	L
WRITE ABORT/NOP	L	Н	Н	Н	Н

NOTE: Using R/W# and byte write(s), any one or more bytes may be written.



STATE DIAGRAM FOR ZBT SRAM



KEY:

COMMAND	OPERATION
DS	DESELECT
READ	New READ
WRITE	New WRITE
BURST	BURST READ,
	BURST WRITE or
	CONTINUE DESELECT

NOTE: 1. A STALL or IGNORE CLOCK EDGE cycle is not shown in the above diagram. This is because CKE# HIGH only blocks the clock (CLK) input and does not change the state of the device.

2. States change on the rising edge of the clock (CLK).



TRUTH TABLE

(Notes 5-10)

0050451011	ADDRESS	65 #	G=0#			ADV/	D.0.1.11	D14/	05"	61/E #	61.17		
OPERATION	USED		CE2#		ZZ	LD#	R/W#	BWx		CKE#		DQ	NOTES
DESELECT Cycle	None	Н	Х	Χ	L	L	Х	Х	Χ	L	L→H	High-Z	
DESELECT Cycle	None	Х	Н	Χ	L	L	Х	Х	Х	L	L→H	High-Z	
DESELECT Cycle	None	Х	Х	L	L	L	Х	Х	Х	L	L→H	High-Z	
CONTINUE DESELECT Cycle	None	Х	Х	Χ	L	Н	Х	Х	Х	L	L→H	High-Z	1
READ Cycle (Begin Burst)	External	L	Г	Н	L	L	Н	Х	L	L	L→H	Q	
READ Cycle (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	L	L	L→H	Q	1, 11
NOP/DUMMY READ (Begin Burst)	External	L	L	Н	L	L	Н	Х	Н	L	L→H	High-Z	2
DUMMY READ (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	Н	L	L→H	High-Z	1, 2, 11
WRITE Cycle (Begin Burst)	External	L	L	Н	L	L	L	L	Х	L	L→H	D	3
WRITE Cycle (Continue Burst)	Next	Х	Х	Х	L	Н	Х	L	Х	L	L→H	D	1, 3, 11
NOP/WRITE ABORT (Begin Burst)	None	L	Г	Н	L	L	L	Н	Х	L	L→H	High-Z	2, 3
WRITE ABORT (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Н	Х	L	L→H	High-Z	1, 2, 3, 11
IGNORE CLOCK EDGE (Stall)	Current	Х	Х	Х	L	Х	Х	Х	Х	Н	L→H	_	4
SNOOZE MODE	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	High-Z	

- NOTE: 1. CONTINUE BURST cycles, whether READ or WRITE, use the same control inputs. The type of cycle performed (READ or WRITE) is chosen in the initial BEGIN BURST cycle. A CONTINUE DESELECT cycle can only be entered if a DESELECT cycle is executed first.
 - 2. DUMMY READ and WRITE ABORT cycles can be considered NOPs because the device performs no external operation. A WRITE ABORT means a WRITE command is given, but no operation is performed.
 - 3. OE# may be wired LOW to minimize the number of control signals to the SRAM. The device will automatically turn off the output drivers during a WRITE cycle. OE# may be used when the bus turn-on and turn-off times do not meet an application's requirements.
 - 4. If an IGNORE CLOCK EDGE command occurs during a READ operation, the DQ bus will remain active (Low-Z). If it occurs during a WRITE cycle, the bus will remain in High-Z. No WRITE operations will be performed during the IGNORE CLOCK EDGE cycle.
 - 5. X means "Don't Care." H means logic HIGH. L means logic LOW. BWx = H means all byte write signals (BWa#, BWb#, BWc#, and BWd#) are HIGH. BWx = L means one or more byte write signals are LOW.
 - 6. BWa# enables WRITEs to Byte "a" (DQa pins); BWb# enables WRITEs to Byte "b" (DQb pins); BWc# enables WRITEs to Byte "c" (DQc pins); BWd# enables WRITEs to Byte "d" (DQd pins).
 - 7. All inputs except OE# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
 - 8. Wait states are inserted by setting CKE# HIGH.
 - 9. This device contains circuitry that will ensure that the outputs will be in High-Z during power-up.
 - 10. The device incorporates a 2-bit burst counter. Address wraps to the initial address every fourth BURST cycle.
 - 11. The address counter is incremented for all CONTINUE BURST cycles.



3.3V VDD, ABSOLUTE MAXIMUM RATINGS*

2.5V VDD, ABSOLUTE MAXIMUM RATINGS*

Voltage on VDD Supply Relative	
to Vss	0.3V to +3.6V
Voltage on VDDQ Supply Relative	e
to Vss	0.3V to +3.6V
Vin (DQs)	0.3V to VDDQ + 0.3V
VIN (Inputs)	0.3V to Vdd + 0.3V
Storage Temperature (TQFP)	55°C to +150°C
Storage Temperature (FBGA)	55°C to +125°C
Junction Temperature**	+150°C
Short Circuit Output Current	100mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. **Junction temperature depends upon package type, cycle time, loading, ambient temperature, and airflow. See Micron Technical Note TN-05-14 for more information.

3.3V VDD, 3.3V I/O DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(0°C \leq $T_A \leq$ +70°C; Vdd, VddQ = +3.3V ±0.165V unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vıh	2.0	VDD + 0.3	V	1, 2
Input High (Logic 1) Voltage	DQ pins	Vıн	2.0	VDD + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	8.0	٧	1, 2
Input Leakage Current	$0V \leq V_{\text{IN}} \leq V_{\text{DD}}$	ILi	-1.0	1.0	μΑ	3
Output Leakage Current	Output(s) disabled, $0V \le V_{IN} \le V_{DD}$	ILo	-1.0	1.0	μΑ	
Output High Voltage	Iон = -4.0mA	Vон	2.4		٧	1, 4
Output Low Voltage	IoL = 8.0mA	Vol		0.4	٧	1, 4
Supply Voltage		VDD	3.135	3.465	٧	1
Isolated Output Buffer Supply		VDDQ	3.135	VDD	٧	1, 5

NOTE: 1. All voltages referenced to Vss (GND).

2. For $3.3V\ VDD$:

Overshoot: VIH \leq +4.6V for t \leq ^tKHKH/2 for I \leq 20mA Undershoot: VIL \geq -0.7V for t \leq ^tKHKH/2 for I \leq 20mA Power-up: VIH \leq +3.6V and VDD \leq 3.135V for t \leq 200ms

For 2.5V VDD:

 $\begin{array}{ll} \mbox{Overshoot:} & \mbox{V}_{IH} \leq +3.6 \mbox{V for } t \leq {}^t \mbox{KHKH/2 for } I \leq 20 \mbox{mA} \\ \mbox{Undershoot:} & \mbox{V}_{IL} \geq -0.5 \mbox{V for } t \leq {}^t \mbox{KHKH/2 for } I \leq 20 \mbox{mA} \\ \mbox{Power-up:} & \mbox{V}_{IH} \leq +2.65 \mbox{V and } \mbox{V}_{DD} \leq 2.375 \mbox{V for } t \leq 200 \mbox{ms} \\ \end{array}$

- 3. MODE pin has an internal pull-up, and input leakage = $\pm 10\mu A$.
- 4. The load used for Voн, Vol testing is shown in Figure 2. AC load current is higher than the shown DC values. AC I/O curves are available upon request.
- 5. VdDQ should never exceed VdD. VdD and VdDQ can be externally wired together to the same power supply.

3.3V VDD, 2.5V I/O DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(0°C \leq T_A \leq +70°C; V_{DD} = +3.3V \pm 0.165V; V_{DD}Q = +2.5V \pm 0.125V unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage	Data bus (DQx)	VıнQ	1.7	VDDQ + 0.3	V	1, 2
	Inputs	ViH	1.7	VDD + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.7	V	1, 2
Input Leakage Current	$0V \leq V_{\text{IN}} \leq V_{\text{DD}}$	ILı	-1.0	1.0	μΑ	3
Output Leakage Current	Output(s) disabled,	ILo	-1.0	1.0	μΑ	
	$0V \le V_{IN} \le V_{DD}Q$ (DQx)					
Output High Voltage	Iон = -2.0mA	Vон	1.7	-	V	1
	Iон = -1.0mA	Vон	2.0	_	٧	1
Output Low Voltage	Iol = 2.0mA	Vol	-	0.7	V	1
	IoL = 1.0mA	Vol	-	0.4	V	1
Supply Voltage		VDD	3.135	3.465	V	1
Isolated Output Buffer Supply		VDDQ	2.375	2.625	V	1

2.5V VDD, 2.5V I/O DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(0°C \leq T_A \leq +70°C; V_{DD} = +2.5V \pm 0.125V; V_{DD}Q = +2.5V \pm 0.125V unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage	Data bus (DQx)	VıнQ	1.7	VDDQ + 0.3	V	1, 2
	Inputs	ViH	1.7	VDD + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.7	V	1, 2
Input Leakage Current	$0V \leq V_{\text{IN}} \leq V_{\text{DD}}$	ILı	-1.0	1.0	μΑ	3
Output Leakage Current	Output(s) disabled,	ILo	-1.0	1.0	μΑ	
	$0V \le V_{IN} \le V_{DD}Q$ (DQx)					
Output High Voltage	Iон = -2.0mA	Vон	1.7	_	V	1
	Іон = -1.0mA	Vон	2.0	_	V	1
Output Low Voltage	IoL = 2.0mA	Vol	ı	0.7	V	1
	IoL = 1.0mA	Vol	1	0.4	V	1
Supply Voltage		VDD	2.375	2.625	V	1
Isolated Output Buffer Supply		VDDQ	2.375	2.625	V	1

NOTE: 1. All voltages referenced to Vss (GND).

2. For 3.3V VDD:

 $\begin{array}{ll} Overshoot: & V_{IH} \leq +4.6V \ for \ t \leq {}^tKHKH/2 \ for \ I \leq 20mA \\ Undershoot: & V_{IL} \geq -0.7V \ for \ t \leq {}^tKHKH/2 \ for \ I \leq 20mA \\ Power-up: & V_{IH} \leq +3.6V \ and \ V_{DD} \leq 3.135V \ for \ t \leq 200ms \end{array}$

For 2.5V VDD:

Overshoot: VIH \leq +3.6V for t \leq ^tKHKH/2 for I \leq 20mA Undershoot: VIL \geq -0.5V for t \leq ^tKHKH/2 for I \leq 20mA Power-up: VIH \leq +2.65V and VDD \leq 2.375V for t \leq 200ms 3. MODE pin has an internal pull-up, and input leakage = \pm 10 μ A.

TQFP CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Control Input Capacitance	T _A = 25°C; f = 1 MHz	Cı	3	4	pF	1
Input/Output Capacitance (DQ)	VDD = 3.3V	Co	4	5	pF	1
Address Capacitance		CA	3	3.5	pF	1
Clock Capacitance		Сск	3	3.5	pF	1

BGA CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Control Input Capacitance	T _A = 25°C; f = 1 MHz	Cı	4	7	pF	1
Input/Output Capacitance (DQ)	VDD = 3.3V	Co	4.5	5.5	pF	1
Address Capacitance		CA	4	7	pF	1
Clock Capacitance		Сск	4.5	5.5	pF	1

FBGA CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Address/Control Input Capacitance		Cı	2.5	3.5	pF	1
Output Capacitance (Q)	T _A = 25°C; f = 1 MHz	Co	4	5	pF	1
Clock Capacitance		Сск	2.5	3.5	pF	1

NOTE: 1. This parameter is sampled.



TQFP THERMAL RESISTANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	UNITS	NOTES
Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal	θ_{JA}	46	°C/W	1
Thermal Resistance (Junction to Top of Case)	impedance, per EIA/JESD51.	θус	2.8	°C/W	1

BGA THERMAL RESISTANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	UNITS	NOTES
Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal	θ_{JA}	40	°C/W	1
Thermal Resistance (Junction to Top of Case)	impedance, per EIA/JESD51.	θус	9	°C/W	1
Thermal Resistance (Junction to Pins)		θ _{ЈС}	17	°C/W	1

FBGA THERMAL RESISTANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	UNITS	NOTES
Junction to Ambient (Airflow of 1m/s)	Test conditions follow standard test methods and procedures for measuring thermal	θ_{JA}	40	°C/W	1
Junction to Case (Top)	impedance, per EIA/JESD51.	θ _{JC}	9	°C/W	1
Junction to Pins (Bottom)		θ _{ЈВ}	17	°C/W	1

NOTE: 1. This parameter is sampled.



3.3V VDD, IDD OPERATING CONDITIONS AND MAXIMUM LIMITS (512K x 32/36)

(Note 1, unless otherwise noted) (0°C \leq T_A \leq +70°C)

					MAX			
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-10	-11	-12	UNITS	NOTES
Power Supply Current: Operating	Device selected; All inputs \leq VIL or \geq VIH; Cycle time \geq ^t KC (MIN); VDD = MAX; Outputs open	loo	TBD	525	480	450	mA	2, 3, 4
Power Supply Current: Idle	Device selected; $VDD = MAX$; $CKE\# \ge VIH$; All inputs $\le Vss + 0.2$ or $\ge VDD - 0.2$; $Cycle\ time \ge {}^tKC\ (MIN)$	l _{DD1}	TBD	175	160	150	mA	2, 3, 4
CMOS Standby	Device deselected; $VDD = MAX$; All inputs $\leq Vss + 0.2$ or $\geq VDD - 0.2$; All inputs static; CLK frequency = 0	Isb2	TBD	30	30	30	mA	3, 4
TTL Standby	Device deselected; VDD = MAX; All inputs ≤ VIL or ≥ VIH; All inputs static; CLK frequency = 0	Isb3	TBD	100	100	100	mA	3, 4
Clock Running	Device deselected; $VDD = MAX$; $ADV/LD\# \ge VIH$; $AII inputs \le Vss + 0.2$ or $\ge VDD - 0.2$; $Cycle time \ge {}^tKC$ (MIN)	lsB4	TBD	175	160	150	mA	3, 4
Snooze Mode	$ZZ \geq V_{IH}$	Isb2z	TBD	10	10	10	mA	4

NOTE: 1. VDDQ = +3.3V or +2.5V. Voltage tolerances: +3.3V ±0.165 or +2.5V ±0.125V for all values of VDD and VDDQ.

- 2. IDD is specified with no output current and increases with faster cycle times. IDDQ increases with faster cycle times and
- greater output loading.
- 3. "Device deselected" means device is in a deselected cycle as defined in the truth table. "Device selected" means device is active (not in deselected mode).
- 4. Typical values are measured at 3.3V, 25°C, and 12ns cycle time.



2.5V VDD, IDD OPERATING CONDITIONS AND MAXIMUM LIMITS (512K x 32/36)

(Note 1, unless otherwise noted) (0°C \leq T_A \leq +70°C)

					MAX			
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-8.8	-10	-12	UNITS	NOTES
Power Supply Current: Operating	Device selected; All inputs \leq VIL or \geq VIH; Cycle time \geq ^t KC (MIN); VDD = MAX; Outputs open	lod	TBD	435	400	345	mA	2, 3, 4
Power Supply Current: Idle	Device selected; $VDD = MAX$; $CKE\# \ge VIH$; All inputs $\le Vss + 0.2$ or $\ge VDD - 0.2$; $Cycle\ time \ge {}^tKC\ (MIN)$	ldd1	TBD	145	135	115	mA	2, 3, 4
CMOS Standby	Device deselected; $VDD = MAX$; All inputs $\leq Vss + 0.2$ or $\geq VDD - 0.2$; All inputs static; CLK frequency = 0	Isb2	TBD	25	25	25	mA	3, 4
TTL Standby	Device deselected; $V_{DD} = MAX$; All inputs $\leq V_{IL}$ or $\geq V_{IH}$; All inputs static; CLK frequency = 0	Isb3	TBD	80	80	80	mA	3, 4
Clock Running	Device deselected; $VDD = MAX$; $ADV/LD\# \ge VIH$; $All\ inputs \le Vss + 0.2$ or $\ge VDD - 0.2$; $Cycle\ time \ge {}^tKC\ (MIN)$	IsB4	TBD	145	135	115	mA	3, 4
Snooze Mode	ZZ ≥ ViH	lsb2z	TBD	10	10	10	mA	4

NOTE: 1. VdDQ = +2.5V. Voltage tolerances: +3.3V ±0.165 or +2.5V ±0.125V for all values of VdD and VdDQ.

- 2. IDD is specified with no output current and increases with faster cycle times. IDDQ increases with faster cycle times and greater output loading.
- 3. "Device deselected" means device is in a deselected cycle as defined in the truth table. "Device selected" means device is active (not in deselected mode).
- 4. Typical values are measured at 2.5V, 25°C, and 12ns cycle time.



3.3V VDD, IDD OPERATING CONDITIONS AND MAXIMUM LIMITS (1 MEG x 18)

(Note 1, unless otherwise noted) (0°C \leq T_A \leq +70°C)

					MAX			
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-10	-11	-12	UNITS	NOTES
Power Supply Current: Operating	Device selected; All inputs \leq VIL or \geq VIH; Cycle time \geq ^t KC (MIN); VDD = MAX; Outputs open	loo	TBD	400	360	340	mA	2, 3, 4
Power Supply Current: Idle	Device selected; V_{DD} = MAX; $CKE\# \ge V_{IH}$; All inputs $\le V_{SS} + 0.2$ or $\ge V_{DD} - 0.2$; $Cycle\ time \ge {}^tKC\ (MIN)$	l _{DD1}	TBD	135	120	115	mA	2, 3, 4
CMOS Standby	Device deselected; $VDD = MAX$; All inputs $\leq Vss + 0.2$ or $\geq VDD - 0.2$; All inputs static; CLK frequency = 0	Isb2	TBD	25	25	25	mA	3, 4
TTL Standby	Device deselected; VDD = MAX; All inputs ≤ VIL or ≥ VIH; All inputs static; CLK frequency = 0	Isb3	TBD	75	75	75	mA	3, 4
Clock Running	Device deselected; $VDD = MAX$; $ADV/LD\# \ge VIH$; $AII inputs \le Vss + 0.2$ or $\ge VDD - 0.2$; $Cycle time \ge {}^tKC$ (MIN)	lsB4	TBD	135	120	115	mA	3, 4
Snooze Mode	$ZZ \geq V_{IH}$	Isb2z	TBD	10	10	10	mA	4

NOTE: 1. VDDQ = +3.3V or +2.5V. Voltage tolerances: +3.3V ±0.165 or +2.5V ±0.125V for all values of VDD and VDDQ.

- 2. IoD is specified with no output current and increases with faster cycle times. IoDQ increases with faster cycle times and greater output loading.
- 3. "Device deselected" means device is in a deselected cycle as defined in the truth table. "Device selected" means device is active (not in deselected mode).
- 4. Typical values are measured at 3.3V, 25°C, and 12ns cycle time.



2.5V VDD, IDD OPERATING CONDITIONS AND MAXIMUM LIMITS (1 MEG x 18)

(Note 1, unless otherwise noted) (0°C \leq T_A \leq +70°C)

					MAX			
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-8.8	-10	-12	UNITS	NOTES
Power Supply Current: Operating	Device selected; All inputs \leq VIL or \geq VIH; Cycle time \geq ^t KC (MIN); VDD = MAX; Outputs open	loo	TBD	325	305	260	mA	2, 3, 4
Power Supply Current: Idle	Device selected; $VDD = MAX$; $CKE\# \ge VIH$; All inputs $\le Vss + 0.2$ or $\ge VDD - 0.2$; $Cycle\ time \ge {}^tKC\ (MIN)$	l _{DD1}	TBD	110	105	90	mA	2, 3, 4
CMOS Standby	Device deselected; $VDD = MAX$; All inputs $\leq Vss + 0.2$ or $\geq VDD - 0.2$; All inputs static; CLK frequency = 0	Isb2	TBD	20	20	20	mA	3, 4
TTL Standby	Device deselected; $VDD = MAX$; All inputs $\leq VIL$ or $\geq VIH$; All inputs static; CLK frequency = 0	Isb3	TBD	80	80	80	mA	3, 4
Clock Running	Device deselected; $VDD = MAX$; $ADV/LD\# \ge VIH$; $AII inputs \le Vss + 0.2$ or $\ge VDD - 0.2$; $Cycle time \ge {}^tKC$ (MIN)	lsB4	TBD	110	105	90	mA	3, 4
Snooze Mode	$ZZ \geq V_{IH}$	Isb2z	TBD	10	10	10	mA	4

- NOTE: 1. VDDQ = +2.5V. Voltage tolerances: +3.3V ±0.165 or +2.5V ±0.125V for all values of VDD and VDDQ.
 - 2. IDD is specified with no output current and increases with faster cycle times. IDDQ increases with faster cycle times and greater output loading.
 - 3. "Device deselected" means device is in a deselected cycle as defined in the truth table. "Device selected" means device is active (not in deselected mode).
 - 4. Typical values are measured at 2.5V, 25°C, and 12ns cycle time.



AC ELECTRICAL CHARACTERISTICS

(Notes 1, 2, 3) (0°C \leq T_A \leq +70°C)(Note 4, unless otherwise noted)

		-8	.8 ⁵	-	10	-1	1 ⁶		12		
DESCRIPTION	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Clock										•	•
Clock cycle time	^t KHKH	8.8		10		11		12		ns	
Clock frequency	^f KF		113		100		90		83	MHz	
Clock HIGH time	^t KHKL	2.2		2.5		3.0		3.0		ns	7
Clock LOW time	^t KLKH	2.2		2.5		3.0		3.0		ns	7
Output Times					•		•		•	•	•
Clock to output valid	^t KHQV		6.6		7.5		8.5		9.0	ns	
Clock to output invalid	^t KHQX	2.5		3.0		3.0		3.0		ns	8
Clock to output in Low-Z	tKHQX1	2.5		3.0		3.0		3.0		ns	8, 9, 10, 11
Clock to output in High-Z	^t KHQZ		4.5		5.0		5.0		5.0	ns	8, 9, 10, 11
OE# to output valid	^t GLQV		4.5		5.0		5.0		5.0	ns	1
OE# to output in Low-Z	^t GLQX	0		0		0		0		ns	8, 9, 10, 11
OE# to output in High-Z	^t GHQZ		4.5		5.0		5.0		5.0	ns	8, 9, 10, 11
Setup Times					•		•		•	•	•
Address	^t AVKH	2.0		2.0		2.0		2.0		ns	12
Clock enable (CKE#)	^t EVKH	2.0		2.0		2.0		2.0		ns	12
Control signals	^t CVKH	2.0		2.0		2.0		2.0		ns	12
Data-in	^t DVKH	2.0		2.0		2.0		2.0		ns	12
Hold Times					•		•		•	•	•
Address	^t KHAX	0.5		0.5		0.5		0.5		ns	12
Clock enable (CKE#)	tKHEX	0.5		0.5		0.5		0.5		ns	12
Control signals	^t KHCX	0.5		0.5		0.5		0.5		ns	12
Data-in	^t KHDX	0.5		0.5		0.5		0.5		ns	12

- **NOTE:** 1. OE# can be considered a "Don't Care" during WRITEs; however, controlling OE# can help fine-tune a system for turnaround timing.
 - 2. Test conditions as specified with the output loading shown in Figure 1 for 3.3V I/O ($VDDQ = +3.3V \pm 0.165V$) and Figure 3 for 2.5V I/O (VDDQ = +2.5V +0.4V/-0.125V) unless otherwise noted.
 - 3. A WRITE cycle is defined by R/W# LOW having been registered into the device at ADV/LD# LOW. A READ cycle is defined by R/W# HIGH with ADV/LD# LOW. Both cases must meet setup and hold times.
 - 4. If VDD = +3.3V, then VDDQ = +3.3V or +2.5V. If VDD = +2.5V, then VDDQ = +2.5V. Voltage tolerances: $+3.3V \pm 0.165$ or $+2.5V \pm 0.125V$ for all values of VDD and VDDQ.
 - 5. The -8.8 speed grade available for 2.5V VDD and I/O only.
 - 6. The -11 speed grade available for 3.3V VDD and I/O only.
 - 7. Measured as HIGH above VIH and LOW below VIL.
 - 8. Refer to Technical Note TN-55-01, "Designing with ZBT SRAMs," for a more thorough discussion of these parameters.
 - 9. This parameter is sampled.
 - 10. This parameter is measured with the output loading shown in Figure 2 for 3.3V I/O and Figure 4 for 2.5V I/O.
 - 11. Transition is measured ±200mV from steady state voltage.
 - 12. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when they are being registered into the device. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK when ADV/LD# is LOW to remain enabled.



3.3V VDD, 3.3V I/O AC TEST CONDITIONS

Input pulse levelsVss to 3.3V
Input rise and fall times 1ns
Input timing reference levels 1.5V
Output reference levels 1.5V
Output load See Figures 1 and 2

3.3V VDD, 2.5V I/O AC TEST CONDITIONS

Input pulse levelsVss to 2.5V
Input rise and fall times 1ns
Input timing reference levels 1.25V
Output reference levels 1.25V
Output load See Figures 3 and 4

2.5V VDD, 2.5V I/O AC TEST CONDITIONS

Input pulse levelsVss to 2.5V
Input rise and fall times1ns
Input timing reference levels 1.25V
Output reference levels 1.25V
Output load See Figures 3 and 4

LOAD DERATING CURVES

Micron 1 Meg x 18, 512K x 32, and 512K x 36 ZBT SRAM timing is dependent upon the capacitive loading on the outputs.

Consult the factory for copies of I/O current versus voltage curves.

3.3V I/O Output Load Equivalents

Figure 1






Figure 2



2.5V I/O Output Load Equivalents

Figure 3 $Q \xrightarrow{Z_0 = 50\Omega} 50\Omega$ $V_T = 1.25V$

Figure 4



SNOOZE MODE

SNOOZEMODE is alow-current, "power-down" mode in which the device is deselected and current is reduced to IsB2Z. The duration of SNOOZE MODE is dictated by the length of time the ZZ pin is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become disabled and all outputs go to High-Z.

The ZZ pin is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE. When


the ZZ pin becomes a logic HIGH, ISB2Z is guaranteed after the time ^tZZI is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed. Similarly, when exiting SNOOZE MODE during ^tRZZ, only a DESELECT or READ cycle should be given.

SNOOZE MODE ELECTRICAL CHARACTERISTICS

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Current during SNOOZE MODE	$ZZ \ge V$ IH	Isb2Z		10	mA	
ZZ active to input ignored		^t ZZ	0	^t KHKH	ns	1
ZZ inactive to input sampled		^t RZZ	0	^t KHKH	ns	1
ZZ active to snooze current		^t ZZI		tKHKH	ns	1
ZZ inactive to exit snooze current		^t RZZI	0		ns	1


NOTE: 1. This parameter is sampled.

SNOOZE MODE WAVEFORM





READ/WRITE TIMING



READ/WRITE TIMING PARAMETERS

	-8	.8*	-1	10	-11	1**	-1	2	
SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
tKHKH	8.8		10		11		12		ns
^f KF		113		100		90		83	MHz
^t KHKL	2.2		2.5		3.0		3.0		ns
tKLKH	2.2		2.5		3.0		3.0		ns
tKHQV		6.6		7.5		8.5		9.0	ns
tKHQX	2.5		3.0		3.0		3.0		ns
tKHQX1	2.5		3.0		3.0		3.0		ns
tKHQZ		4.5		5.0		5.0		5.0	ns
tGLQV		4.5		5.0		5.0		5.0	ns
^t GLQX	0		0		0		0		ns

	-8.8*		٠-	10	-1°	1**	-1	2	
SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t GHQZ		4.5		5.0		5.0		5.0	ns
^t AVKH	2.0		2.0		2.2		2.5		ns
^t EVKH	2.0		2.0		2.2		2.5		ns
^t CVKH	2.0		2.0		2.2		2.5		ns
^t DVKH	2.0		2.0		2.2		2.5		ns
tKHAX	0.5		0.5		0.5		0.5		ns
tKHEX	0.5		0.5		0.5		0.5		ns
^t KHCX	0.5		0.5		0.5		0.5		ns
tKHDX	0.5		0.5		0.5		0.5		ns

NOTE: 1. For this waveform, ZZ is tied LOW.


- 2. Burst sequence order is determined by MODE (0 = linear, 1 = interleaved). BURST operations are optional.
- 3. CE# represents three signals. When CE# = 0, it represents CE# = 0, CE2# = 0, CE2 = 1.
- 4. Data coherency is provided for all possible operations. If a READ is initiated, the most current data is used. The most recent data may be from the input data register.

^{*}The -8.8 speed grade available for 2.5V $\ensuremath{\text{V}_{DD}}$ and I/O only.

^{**}The -11 speed grade available for 3.3V VDD and I/O only.



NOP, STALL, AND DESELECT CYCLES



NOP, STALL, AND DESELECT TIMING PARAMETERS

	-8.8*			10	-11	l**	-1	2	
SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
tKHQX	2.2		3.0		3.0		3.0		ns
^t KHQZ		4.5		5.0		5.0		5.0	ns

^{*}The -8.8 speed grade available for 2.5V VDD and I/O only.

NOTE: 1. The IGNORE CLOCK EDGE or STALL cycle (clock 3) illustrates CKE# being used to create a "pause." A WRITE is not performed during this cycle.

- 2. For this waveform, ZZ and OE# are tied LOW.
- 3. CE# represents three signals. When CE# = 0, it represents CE# = 0, CE2# = 0, CE2 = 1.
- 4. Data coherency is provided for all possible operations. If a READ is initiated, the most current data is used. The most recent data may be from the input data register.

^{**}The -11 speed grade available for 3.3V V_{DD} and I/O only.



IEEE 1149.1 SERIAL BOUNDARY SCAN (JTAG)

The 18Mb SRAM incorporates a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 2.5V I/O logic levels.

The SRAM contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

DISABLING THE JTAG FEATURE

These pins can be left floating (unconnected), if the JTAG function is not to be implemented. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

TEST ACCESS PORT (TAP) TEST CLOCK (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.


TEST MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this pin unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

TEST DATA-IN (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see Figure 5. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See Figure 6.)

Figure 5
TAP Controller State Diagram



NOTE: The 0/1 next to each state represents the value of TMS at the rising edge of TCK.



TEST DATA-OUT (TDO)

The TDO output pin is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. (See Figure 5.) The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Figure 6.)

PERFORMING A TAP RESET

A RESET is performed by forcing TMS HIGH (VDD) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

TAP REGISTERS

Registers are connected between the TDI and TDO pins and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

INSTRUCTION REGISTER

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins as shown in Figure 5. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

BYPASS REGISTER

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO pins. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (Vss) when the BYPASS instruction is executed.


BOUNDARY SCAN REGISTER

The boundary scan register is connected to all the input and bidirectional pins on the SRAM. The x36 configuration has a 71-bit-long register, the x32 configuration has a 67-bit-long register, and the x18 configuration has a 52-bit-long register.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the pins on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Figure 6 TAP Controller Block Diagram



*x = 52 for the x18 configuration, x = 67 for the x32 configuration, x = 71 for the x36 configuration.



IDENTIFICATION (ID) REGISTER

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

TAP INSTRUCTION SET OVERVIEW

Eight different instructions are possible with the threebit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented. The TAP controller cannot be used to load address, data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1.

The TAP controller does recognize an all-0 instruction. When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and

TDO pins and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1-compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold time (tCS plus tCH). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

Note that since the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction will have the same effect as the Pause-DR command.




BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between TDI and TDO. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

RESERVED

These instruction are not implemented but are reserved for future use. Do not use these instructions.

TAP TIMING



TAP AC ELECTRICAL CHARACTERISTICS

(Notes 1, 2) (+20°C \leq T₁ \leq +100°C; +2.4V \leq V_{DD} \leq +2.6V)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS
Clock				•
Clock cycle time	^t THTH	100		ns
Clock frequency	fTF		10	MHz
Clock HIGH time	tTHTL	40		ns
Clock LOW time	tTLTH	40		ns
Output Times				
TCK LOW to TDO unknown	tTLOX	0		ns
TCK LOW to TDO valid	tTLOV		20	ns
TDI valid to TCK HIGH	^t DVTH	10		ns
TCK HIGH to TDI invalid	tTHDX	10		ns
Setup Times				
TMS setup	^t MVTH	10		ns
Capture setup	^t CS	10		ns
Hold Times				
TMS hold	tTHMX	10		ns
Capture hold	^t CH	10		ns

NOTE: 1. ^tCS and ^tCH refer to the setup and hold time requirements of latching data from the boundary scan register.


2. Test conditions are specified using the load in Figure 7.



TAP AC TEST CONDITIONS

Input pulse levelsVs	s to 2.5V
Input rise and fall times	1ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

Figure 7 TAP AC Output Load Equivalent



3.3V VDD, TAP DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(+20°C \leq T₁ \leq +110°C; +3.135V \leq V_{DD} \leq +3.465V unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.0	VDD + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	V	1, 2
Input Leakage Current	$0V \leq V_{IN} \leq V_{DD}$	ILı	-5.0	5.0	μA	
Output Leakage Current	Output(s) disabled,	ILo	-5.0	5.0	μΑ	
	$0V \leq V_{\text{IN}} \leq V_{\text{DD}}Q \text{ (DQx)}$					
Output Low Voltage	Ιοις = 100μΑ	Vol1		0.7	V	1
Output Low Voltage	IOLT = 2mA	Vol2		0.8	V	1
Output High Voltage	Іонс = 100 µА	V он1	2.9		V	1
Output High Voltage	І онт = 2mA	V он2	2.0		V	1

2.5V VDD, TAP DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

 $(+20^{\circ}C \le T_1 \le +110^{\circ}C; +2.4V \le V_{DD} \le +2.6V \text{ unless otherwise noted})$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vıн	1.7	VDD + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.7	V	1, 2
Input Leakage Current	$0V \leq V \text{IN} \leq V \text{DD}$	ILı	-5.0	5.0	μA	
Output Leakage Current	Output(s) disabled,	ILo	-5.0	5.0	μA	
	$0V \le V$ IN $\le V$ DDQ (DQx)					
Output Low Voltage	Ιοις = 100μΑ	Vol1		0.2	V	1
Output Low Voltage	IOLT = 2mA	Vol2		0.7	V	1
Output High Voltage	Iонс = 100µA	V он1	2.1		V	1
Output High Voltage	І онт = 2mA	V он2	1.7		V	1

NOTE: 1. All voltages referenced to Vss (GND).

2. Overshoot: VIH (AC) \leq VDD + 1.5V for t \leq ^tKHKH/2 Undershoot: VIL (AC) \geq -0.5V for t \leq ^tKHKH/2

Power-up: Vih \leq +2.6V and Vdd \leq 2.4V and VddQ \leq 1.4V for t \leq 200ms

During normal operation, VDDQ must not exceed VDD. Control input signals (such as LD#, R/W#, etc.) may not have pulse widths less than ^tKHKL (MIN) or operate at frequencies exceeding ^fKF (MAX).



IDENTIFICATION REGISTER DEFINITIONS

INSTRUCTION FIELD	512K x 18	DESCRIPTION
REVISION NUMBER (31:28)	xxxx	Reserved for version number.
DEVICE DEPTH (27:23)	00111	Defines depth of 512K or 1Mb words.
DEVICE WIDTH (22:18)	00011	Defines width of 18, 32, or 36 bits.
MICRON DEVICE ID (17:12)	xxxxxx	Reserved for future use.
MICRON JEDEC ID CODE (11:1)	00000101100	Allows unique identification of SRAM vendor.
ID Register Presence Indicator (0)	1	Indicates the presence of an ID register.

SCAN REGISTER SIZES

REGISTER NAME	BIT SIZE		
Instruction	3		
Bypass	1		
ID	32		
Boundary Scan	x18: 52	x32: 67	x36: 71

INSTRUCTION CODES

INSTRUCTION	CODE	DESCRIPTION
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High-Z state. This instruction is not 1149.1-compliant.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1-compliant.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



165-PIN FBGA BOUNDARY SCAN ORDER (x18)

FBGA BIT#	SIGNAL NAME	PIN ID
1	SA	8P
2	SA	9R
3	SA	9P
4	SA	10R
5	SA	10P
6	SA	11R
7	SA	8R
8	DQa	10M
9	DQa	10L
10	DQa	10K
11	DQa	10J
12	ZZ	11H
13	DQa	11G
14	DQa	11F
15	DQa	11E
16	DQa	11D
17	DQPa	11C
18	SA	11A
19	SA	10B
20	SA	10A
21	SA	9A
22	SA	9B
23	ADV/LD#	8A
24	OE# (G#)	8B
25	CKE#	7A
26	R/W#	7B

FBGA BIT#	SIGNAL NAME	PIN ID
27	CLK	6B
28	CE2#	6A
29	BWa#	5B
30	BWb#	4A
31	CE2	3B
32	CE#	3A
33	SA	2A
34	SA	2B
35	DQb	2D
36	DQb	2E
37	DQb	2F
38	DQb	2G
39	Vss	1H
40	DQb	1J
41	DQb	1K
42	DQb	1L
43	DQb	1M
44	DQPb	1N
45	MODE (LBO#)	1R
46	SA	3P
47	SA	3R
48	SA	4P
49	SA	4R
50	SA1	6P
51	SA0	6R



165-PIN FBGA BOUNDARY SCAN ORDER (x32)

FBGA BIT#	SIGNAL NAME	PIN ID
1	SA	8P
2	SA	9R
3	SA	9P
4	SA	10R
5	SA	10P
6	SA	11R
7	SA	8R
8	DQa	11M
9	DQa	11L
10	DQa	11K
11	DQa	11J
12	DQa	10M
13	DQa	10L
14	DQa	10K
15	DQa	10J
16	ZZ	11H
17	DQb	11G
18	DQb	11F
19	DQb	11E
20	DQb	11D
21	DQb	10G
22	DQb	10F
23	DQb	10E
24	DQb	10D
25	SA	10B
26	SA	10A
27	SA	9A
28	SA	9B
29	ADV/LD#	8A
30	OE# (G#)	8B
31	CKE#	7A
32	R/W#	7B
33	CLK	6B

FBGA BIT#	SIGNAL NAME	PIN ID
34	CE2#	6A
35	BWa#	5B
36	BWb#	5A
37	BWc#	4A
38	BWd#	4B
39	CE2	3B
40	CE#	3A
41	SA	2A
42	SA	2B
43	DQc	1D
44	DQc	1E
45	DQc	1F
46	DQc	1G
47	DQc	2D
48	DQc	2E
49	DQc	2F
50	DQc	2G
51	Vss	1H
52	DQd	1J
53	DQd	1K
54	DQd	1L
55	DQd	1M
56	DQd	2J
57	DQd	2K
58	DQd	2L
59	DQd	2M
60	MODE (LBO#)	1R
61	SA	3P
62	SA	3R
63	SA	4P
64	SA	4R
65	SA1	6P
66	SA0	6R



165-PIN FBGA BOUNDARY SCAN ORDER (x36)

FBGA BIT#	SIGNAL NAME	PIN ID
1	SA	8P
2	SA	9R
3	SA	9P
4	SA	10R
5	SA	10P
6	SA	11R
7	SA	8R
8	NF/DQPa	11N
9	DQa	11M
10	DQa	11L
11	DQa	11K
12	DQa	11J
13	DQa	10M
14	DQa	10L
15	DQa	10K
16	DQa	10J
17	ZZ	11H
18	DQb	11G
19	DQb	11F
20	DQb	11E
21	DQb	11D
22	DQb	10G
23	DQb	10F
24	DQb	10E
25	DQb	10D
26	NF/DQPb	11C
27	SA	10B
28	SA	10A
29	SA	9A
30	SA	9B
31	ADV/LD#	8A
32	OE# (G#)	8B
33	CKE#	7A
34	R/W#	7B
35	CLK	6B

FBGA BIT#	SIGNAL NAME	PIN ID
36	CE2#	6A
37	BWa#	5B
38	BWb#	5A
39	BWc#	4A
40	BWd#	4B
41	CE2	3B
42	CE#	3A
43	SA	2A
44	SA	2B
45	NF/DQPc	1C
46	DQc	1D
47	DQc	1E
48	DQc	1F
49	DQc	1G
50	DQc	2D
51	DQc	2E
52	DQc	2F
53	DQc	2G
54	Vss	1H
55	DQd	1J
56	DQd	1K
57	DQd	1L
58	DQd	1M
59	DQd	2J
60	DQd	2K
61	DQd	2L
62	DQd	2M
63	NF/DQPd	1N
64	MODE (LBO#)	1R
65	SA	3P
66	SA	3R
67	SA	4P
68	SA	4R
69	SA1	6P
70	SA0	6R



119-PIN PBGA BOUNDARY SCAN ORDER (x18)

BGA BIT#	SIGNAL NAME	PIN ID
1	SA	2T
2	SA	6R
3	SA	5T
4	SA	3B
5	SA	5B
6	SA	5C
7	SA	6C
8	DQa	7P
9	DQa	6N
10	DQa	6L
11	DQa	7K
12	ZZ	7T
13	DQa	6H
14	DQa	7G
15	DQa	6F
16	DQa	7E
17	DQPa	6D
18	SA	6T
19	SA	6A
20	SA	5A
21	SA	4G
22	SA	4A
23	ADV/LD#	4B
24	OE# (G#)	4F
25	CKE#	4M
26	R/W#	4H

BGA BIT#	SIGNAL NAME	PIN ID
27	CLK	4K
28	CE2#	6B
29	BWa#	5L
30	BWb#	3G
31	CE2	2B
32	CE#	4E
33	SA	3A
34	SA	2A
35	DQb	1D
36	DQb	2E
37	DQb	2G
38	DQb	1H
39	Vss	5R
40	DQb	2K
41	DQb	1L
42	DQb	2M
43	DQb	1N
44	DQPb	2P
45	MODE (LBO#)	3R
46	SA	2C
47	SA	3C
48	SA	2R
49	SA	3T
50	SA1	4N
51	SA0	4P



119-PIN PBGA BOUNDARY SCAN ORDER (x32)

BGA BIT#	SIGNAL NAME	PIN ID
1	SA	4T
2	SA	6R
3	SA	5T
4	SA	3B
5	SA	5B
6	SA	5C
7	SA	6C
8	DQa	7N
9	DQa	6M
10	DQa	7L
11	DQa	6K
12	DQa	7P
13	DQa	6N
14	DQa	6L
15	DQa	7K
16	ZZ	7T
17	DQb	6H
18	DQb	7G
19	DQb	6F
20	DQb	7E
21	DQb	6E
22	DQb	7H
23	DQb	7D
24	DQb	6G
25	SA	6A
26	SA	5A
27	SA	4G
28	SA	4A
29	ADV/LD#	4B
30	OE# (G#)	4F
31	CKE#	4M
32	R/W#	4H
33	CLK	4K

BGA BIT#	SIGNAL NAME	PIN ID
34	CE2#	6B
35	BWa#	5L
36	BWb#	5G
37	BWc#	3G
38	BWd#	3L
39	CE2	2B
40	CE#	4E
41	SA	3A
42	SA	2A
43	DQc	1E
44	DQc	2F
45	DQc	1G
46	DQc	2H
47	DQc	1D
48	DQc	2E
49	DQc	2G
50	DQc	1H
51	Vss	5R
52	DQd	2K
53	DQd	1L
54	DQd	2M
55	DQd	1N
56	DQd	1P
57	DQd	1K
58	DQd	2L
59	DQd	2N
60	MODE (LBO#)	3R
61	SA	2C
62	SA	3C
63	SA	2R
64	SA	3T
65	SA1	4N
66	SA0	4P




119-PIN PBGA BOUNDARY SCAN ORDER (x36)

BGA BIT#	SIGNAL NAME	PIN ID
1	SA	4T
2	SA	6R
3	SA	5T
4	SA	3B
5	SA	5B
6	SA	5C
7	SA	6C
8	NF/DQPa	6P
9	DQa	7N
10	DQa	6M
11	DQa	7L
12	DQa	6K
13	DQa	7P
14	DQa	6N
15	DQa	6L
16	DQa	7K
17	ZZ	7T
18	DQb	6H
19	DQb	7G
20	DQb	6F
21	DQb	7E
22	DQb	6E
23	DQb	7H
24	DQb	7D
25	DQb	6G
26	NF/DQPb	6D
27	SA	6A
28	SA	5A
29	SA	4G
30	SA	4A
31	ADV/LD#	4B
32	OE# (G#)	4F
33	CKE#	4M
34	R/W#	4H
35	CLK	4K

BGA BIT#	SIGNAL NAME	PIN ID
36	CE2#	6B
37	BWa#	5L
38	BWb#	5G
39	BWc#	3G
40	BWd#	3L
41	CE2	2B
42	CE#	4E
43	SA	3A
44	SA	2A
45	NF/DQPc	2D
46	DQc	1E
47	DQc	2F
48	DQc	1G
49	DQc	2H
50	DQc	1D
51	DQc	2E
52	DQc	2G
53	DQc	1H
54	Vss	5R
55	DQd	2K
56	DQd	1L
57	DQd	2M
58	DQd	1N
59	DQd	1P
60	DQd	1K
61	DQd	2L
62	DQd	2N
63	NF/DQPd	2P
64	MODE (LBO#)	3R
65	SA	2C
66	SA	3C
67	SA	2R
68	SA	3T
69	SA1	4N
70	SA0	4P



100-PIN PLASTIC TQFP (JEDEC LQFP)





NOTE: 1. All dimensions in millimeters $\frac{MAX}{MIN}$ or typical where noted.

2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.



119-PIN BGA






NOTE: 1. All dimensions in millimeters $\frac{MAX}{MIN}$ or typical where noted.

2. Solder ball land pad is 0.6mm.



165-PIN FBGA



NOTE: 1. All dimensions in millimeters $\frac{MAX}{MIN}$ or typical where noted.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992

Micron is a registered trademark and the Micron logo and M logo are trademarks of Micron Technology, Inc. ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc., and the architecture is supported by Micron Technology, Inc., and Motorola Inc.



REVISION HISTORY

Rev. D, Pub. 9/01, ADVANCE	Sept/01
• Removed -11 speed grade from 3.3 Vdd and I/O	
 Rev. C, Pub. 9/01, ADVANCE Removed Industrial Temperature references Changed Idd tables by splitting x18 and x32/36 configuration Changed NC references to NF Removed note "Not Recommended for New Design" from 119-pin FBGA Changed boundary scan order, 165-pin FBGA, x18 and x32/36 8P (SA) moved to bit #7 from bit #1 Increased Idd table values 	Sept/01
Rev. 3/01, ADVANCE	March/19/01
 Added Industrial Temperature note and references Changed 16Mb to 18Mb references Added -8.8 speed grades 	
Rev. 1/01, ADVANCE	Jan/9/01
 Added 165-pin JTAG Boundary Scan Added 119-pin PBGA package and references 	
Rev. 8/00, ADVANCE	Aug/22/00
Removed FBGA Part Marking Guide	
Rev. 7/00, ADVANCE Changed FBGA capacitance values CI; TYP 2.5 pF from 4 pF; MAX 3.5 pF from 5 pF Co; TYP 4 pF from 6 pF; MAX 5 pF from 7 pF CCK; TYP 2.5 pF from 5 pF; MAX 3.5 pF from 6 pF	Aug/8/00
Rev. 7/00, ADVANCE • Added 165-PIN FBGA Package • Added FBGA Part Marking References • Removed 119-Pin PBGA and references	Jun/28/00
Rev. 4/00, ADVANCE • Added note: ZZ has internal pull-down	Apr/13/00
Rev. 3/00, ADVANCE • Updated Boundary Scan Order	Apr/6/00
Rev. 1/00, ADVANCE • Added BGA JTAG functionality • Added 119-pin PBGA package • Added ADVANCE status	Jan/18/00
Original document, Rev. 11/99, DRAFT	Nov/11/99