

SELF-TIMED BICMOS ECL STATIC RAM 256K (64K x 4-BIT) STRAM

PRELIMINARY IDT10506LL IDT100506LL IDT101506LL

FFATURES:

- · 65.536-words x 4-bit organization
- Self-Timed Write, with latches on inputs and latches on outputs
- Balanced Read/Write cycle time: 15/18ns
- Access time: 12/15 ns (max.)
- Fully compatible with ECL logic levels.
- · Through-hole DIP and surface-mount packages

DESCRIPTION:


The IDT10506LL, IDT100506LL and IDT101506LL are 65,536-bit high-speed BiCEMOS™ ECL static random access memories organized as 64K x 4, with inputs and outputs fully compatible with ECL levels. Clocked level-sensitive

latches on inputs and outputs, and the self-timed write operation, provide enhanced system performance over conventional RAMs, providing easier design and improved system level cycle times.

Inputs can flow into the device and then are latched by the leading edge of an externally supplied differential clock. The small input valid window required means more margin for system skews. Logic-to-memory propagation delay is included in device cycle time calculation, allowing this device to deliver better system performance than asynchronous SRAMs and glue logic.

Write timing is controlled internally based on the clock. Write Enable has no special requirements. The device allows balanced read and write cycle times, and reads and writes can be inserted in any order.

FUNCTIONAL BLOCK DIAGRAM




BICEMOS is a trademark of integrated Device Technology, inc.

2783 drw 01

COMMERCIAL TEMPERATURE RANGES

AUGUST 1990

PIN CONFIGURATION



PIN DESCRIPTIONS

Symbol	Pin Name
Athrough A15	Address Inputs
Do through Ds	Data Inputs
Qo through Qs	Data Outputs
WE	Write Enable Input
CS	Chip Select Input (Internal pull down)
CLK, ČLK	Differential Clock Inputs
VBB	Reference Voltage Output (≈1.32V)
VEE	More Negative Supply Voltage
Vcc	Less Negative Supply Voltage

2783 lbl 01

AC OPERATING RANGES⁽¹⁾

VO	VEE	Temperature
10K	-5.2V ±5%	0 TO 75°C, air flow exceeding 2 m/sec
100K	-4.5V ±5%	0 TO 85°C, air flow exceeding 2 m/sec
101K	-4.75V to -5.46V	0 TO 75°C, air flow exceeding 2 m/sec
NOTE:		2783 tol 0

1. Referenced to Vcc

2783 tol 02

CAPACITANCE (TA=+25°C f=1 0MHz)

		D	iP	S		
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Unit
CINCLK	Input Capacitance CLK/CLK	6	-	3	-	pF
CIN	Input Capacitance except CLK/CLK	4	-	3	-	pF
Cout	Output Capacitance	6	-	3	-	ρF


TRUTH TABLE(1)

CS	WE	CLK	DataouT ⁽²⁾	Function
н	X	t	L	Deselected
L	Н	t	RAM Data	Read
L	L	t	WRITE Data	Write
NOTES.				2783 tbi 0

NOTES:

2. DATAout changes when CLK returns high.

LOGIC SYMBOL



1. H=High, L=Low, X=Don't Care

ECL-10K ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Ratin	g	Value	Unit
VTERM	Terminal Voltage With Respect to	+0.5 to -7.0	٧	
TA	Operating Temp	0 to + 75	°C	
TBIAS	Temperature Un	-55 to +125	°C	
TstG	Storage Ceramic Temperature Plastic		-65 to +150 -55 to +125	°C
Рт	Power Dissipation	Power Dissipation		
lout	DC Output Curre (Output High)	ent	-50	mA

NOTE:

702 thi 06

ECL-10K DC ELECTRICAL CHARACTERISTICS

(VEE = -5.2V, RL = 50Ω to -2.0V, TA = 0 to +75°C for DIP, air flow exceeding 2 m/sec)

Symbol	Parameter	Test C	onditions	Min. (B)	Typ.(1)	Max. (A)	Unit	TA
Vон	Output HIGH Voltage	V IN = V IHA OF V ILB		-1000 -960 -900	-885	-840 -810 -720	mV	0°C 25°C 75°C
Vol	Output LOW Voltage	VIN = VIHA or VILB		-1870 -1850 -1830	_	-1665 -1650 -1625	mV	0°C 25°C 75°C
Vонс	Output Threshold HIGH Voltage	V IN = V IHB or V ILA		-1020 -980 -920	-	-	mV	0°C 25°C 75°C
Volc	Output Threshold LOW Voltage	V IN - V IHB OF V ILA		-	_	-1645 -1630 -1605	m∨	0°C 25°C 75°C
ViH	Input HIGH Voltage	Guaranteed I High for All In		-1145 -1105 -1045	-	-840 -810 -720	mV	0°C 25°C 75°C
VIL	Input LOW Voltage	Guaranteed I Low for All In		-1870 -1850 -1830	1	-1490 -1475 -1450	mV	0°C 25°C 75°C
I IH	Input HIGH Current	V IN = V IHA	CS	_	-	220	μА	-
			Others	_	-	110	μА	l –
l IL	Input LOW Current	V IN = V ILB CS		0.5	-	170	μА	-
			Others	-50	-	90	μА] -
lee	Supply Current	All Inputs and Open ⁽²⁾	All Inputs and Outputs		-220	-	mA	-

NOTES:

1. Typical parameters are specified at VEE = -5.2V, TA = +25°C and maximum loading.

2. Except CLK and CLK, one of which is tied low and one is tied high.

2783 tbl 06

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2783 tol 08

ECL-100K ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rati	Value	Unit	
VTERM	Terminal Voltage With Respect to GND		+0.5 to -7.0	٧
TA	Operating Temperature		0 to + 85	°C
TBIAS	Temperature Under Bias		-55 to +125	°C
Тѕтс	Storage Temperature	Ceramic Plastic	-65 to +150 -55 to +125	°C
Pτ	Power Dissipati	on	1.0	W
lout	DC Output Current (Output High)		-50	mA
OTF:			·	2783 tbl

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ECL-100K DC ELECTRICAL CHARACTERISTICS

(VEE = -4.5V, RL =50 Ω to -2.0V, TA = 0 to +85°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test C	onditions	Min. (B)	Typ.(1)	Max. (A)	Unit
Vон	Output HIGH Voltage	V IN = V IHA O	r VILB	-1025	-955	-880	mV
Vol	Output LOW Voltage	V IN = V IHA O	r VILB	-1810	-1715	-1620	mV
Vонс	Output Threshold HIGH Voltage	V IN = V IHB O	r VILA	-1035		_	mV
Vorc	Output Threshold LOW Voltage	V IN = V IHB O	r V ILA	-	-	-1610	mV
VIH	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs ⁽²⁾		-1165	-	-880	mV
VIL	Input LOW Voltage	Guaranteed Input Voltage Low for All Inputs ⁽²⁾		-1810	-	-1475	mV
Lin	Input HIGH Current	V IN = V IHA	<u>cs</u>	-	-	220	μА
			Others	_	-	110	1
1 11.	Input LOW Current	V IN = V ILB	<u>cs</u>	0.5	-	170	μА
			Others	-50	-	90	1
lee	Supply Current	All Inputs and Open ⁽²⁾	Outputs	-260	-200	-	mA

5.10

1. Typical parameters are specified at VEE = -4.5V, TA = +25°C and maximum loading.
2. Except CLK and CLK, one of which is tied low and one is tied high.

ECL-101K ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Ratir	פר	Value	Unit
VTERM	Terminal Voltage With Respect to GND		+0.5 to -7.0	V
TA	Operating Temperature		0 to + 75	°C
TBIAS	Temperature Under Bias		-55 to +125	°C
TstG	Storage Temperature	Ceramic Plastic	-65 to +150 -55 to +125	°C
Рт	Power Dissipation		1.0	w
lout	DC Output Current (Output High)		-50	mA

NOTE:

2783 #4 00

ECL-101K DC ELECTRICAL CHARACTERISTICS

(VEE = -5.2V, RL =50 Ω to -2.0V, TA = 0 to +75°C for DIP, air flow exceeding 2 m/sec)

Symbol	Parameter	Test C	onditions	Min. (B)	Typ. ⁽¹⁾	Max. (A)	Unit
Vон	Output HIGH Voltage	V IN = V IHA O	r V ILB	-1025	-955	-880	mV
VOL	Output LOW Voltage	V IN = V IHA O	r V ILB	-1810	-1715	-1620	m∨
Vонс	Output Threshold HIGH Voltage	V IN = V IHB O	r V ILA	-1035	-	-	mV
Volc	Output Threshold LOW Voltage	V IN = V IHB O	r V ILA	_	-	-1610	m۷
VIH	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs ⁽²⁾		-1165	-	-880	mV
VIL	Input LOW Voltage	Guaranteed Input Voltage Low for All Inputs ⁽²⁾		-1810	-	-1475	m∨
Lin	Input HIGH Current	V IN = V IHA	CS	-	_	220	μА
			Others	-	_	110	
l IL	Input LOW Current	V IN = V ILB	CS	0.5	-	170	μА
			Others	-50	-	90	1
IEE	Supply Current	All Inputs and Outputs Open ⁽²⁾		-280	-220	-	mA

Typical parameters are specified at VEE = -5.2V, TA = +25°C and maximum loading.
 Except CLK and CLK, one of which is tied low and one is tied high.


2783 tol 10

^{1.} Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

AC TEST LOAD CONDITION

Vcc (GND) DATACUT 50Ω 30pF* 1ncludes probe and |/g capacitance

AC TEST INPUT PULSE



RISE/FALL TIME

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
tR	Output Rise Time	~	ı	2		ns
tF	Output Fall Time	-		2	-	ns
		···	_		•	2783 tol 11

FUNCTIONAL DESCRIPTION


The IDT10506LL, IDT100506LL, and IDT101506LL Self-Timed BiCMOS ECL static RAMs (STRAM) provide high speed with low power dissipation typical of BiCMOS ECL. On-chip logic additionally helps improve system performance. The ECL-101K meets electrical specifications that combine the ECL-100K temperature and voltage compensated output levels with the high-speed of ECL-10K VEE compatibility (-5.2V).

As can be seen in the Functional Block Diagram on the title page, this device contains level-sensitive latches to sample and hold addresses, input data, and control status, and hold output data. Inputs are transparent while the clock (CLK) input is low (and CLK is high), and then hold their contents

when the clock returns high. In the case of a write cycle, the memory cell is written during the clock-high time, and write data conducted to the outputs. Because the output latches are controlled by an inversion of the clock, output data flows out the output latch while clock is high and then is held into the next cycle during clock low.

The Latch-Latch architecture is most useful when read access data is needed within the same cycle that addresses settle. The input latch, when transparent, allows the access to begin as soon as addresses settle, allowing data to be ready somewhat sooner in the cycle than would be possible with a clocked-register implementation.

FUNCTIONAL DESCRIPTION TIMING EXAMPLE



READ TIMING

In a typical read cycle, the read address flows into the device while clock is low, as at 0 below. Read access begins when the last address has settled. When clock returns high, the inputs are held so that addresses can begin to change for the next cycle.

Clock high also opens the output latches, so the read data for the read address clocked in at ① is gated through the output latch to the output pins. There is a short delay from rising clock to output ready, called tDR (see Read Cycle Timing). If the clock-low time (twL) is shorter than the inherent access-time of the cell, output is guaranteed valid after the specified tAA. But if twL is longer than the cell access-time, output data will be valid tDR after clock goes high. Thus, the time it takes from address valid to data ready for any given address is

$$tAA = tAA \text{ or } (tSA + tDR).$$

whichever is larger. A permutation of this equation holds for each read and write access modes.

Because addresses and control lines (Write Enable and Chip Select) all must be stable for access to commence, there are two other read access modes, described as follows.

If addresses and controls are all stable before input latches are opened by clock going low, as at • below, access begins on the low-going edge of clock. Data is available tACLK later, provided the output latch is opened by clock returning high.

If address and Write Enable are valid after clock-low, but Chip Select is last to go low, as at ## below, data is available tAcs after the low-going edge of Chip Select.

The output latch takes some time to change state for the next cycle, but this time is very short. Therefore, data hold time from clock high (tDH) is specified as zero minimum hold time.

DESELECT TIMING

Because the outputs are latched, they will continue to drive the output pins until a disable state is clocked through the device. The deselected state is achieved by de-asserting chip select (CS high) before clock returns high. This case occurs at 9 below. Outputs then attain the disable state (low) ton later. Status of other inputs do not effect the disabling of the device when chip select is de-asserted with the proper relation to clock.

WRITE TIMING

Write cycles are identical to read cycles, except that write enable and write data need also be supplied, with the appropriate setup and hold timing. The device has on-chip timing that handles all aspects of writing data into the addressed RAM cell without the need for external write-pulse generation. The timing logic uses the clock-high time as the write pulse, and thus determines the minimum clock-high time, twh.

In addition to writing to the RAM cell, the write data is fed to the output register by a multiplexer, so that write data is available on the output pins after an access time. Thus the input data supplied at 6 is available on the output tADI after the input data has settled, while the input data supplied at 6 is available taw after Write Enable is asserted low. This function is sometimes called "Transparent Write," and is useful for write-through cache applications.

There are no restrictions on the order of read cycles and write cycles.

AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)


		Test	10050	10506LL15 100506LL15 101506LL15		10506LL18 100506LL18 101506LL18		
Symbol	Parameter ⁽¹⁾	Condition	Min.	Max.	Min.	Max.	Unit	
Read Cycle							,	
tcyc	Cycle Time	_	15	-	18	-	ns	
taa(2)	Address Access Time	-		12	-	15	ns	
tACS ⁽³⁾	Chip Select Access Time	-	-	5		,,,, 5	ns	
taclk(4)	Access Time from Clock Low		-	12	-	15	ns	
twL	Clock Low Pulse Width		3 /		3	-	ns	
twn	Clock High Pulse Width	_	12		15	*** -	ns	
tscs	Setup Time for Chip Select	_	1 🦠	_	1 🗞		ns.	
1SA	Setup Time for Address	_	1	-	1 ,	-	ns	
tHCS	Hold Time for Chip Select	_	2	_	2	-	ns	
tha	Hold Time for Address	_	2	-	2	-	ns	
tDH	Data Hold from Clock Low	_	0	_	0	_	ns	
tDR ⁽⁵⁾	Data Ready from Clock Low	_	0	4	0	4	ns	
IOTES:	· · · · · · · · · · · · · · · · · · ·						2783 tol	

NOTES:


- 1. Input and Output reference level is 50% point of waveform.
- 2. Read Cycle is gated by Address when tsA < twL so that the access begins at the settling of Address. Access time is the larger of tAA or tsA + toA.

 3. Read Cycle is gated by Chip Select when tscs < twL so that access begins at the falling edge of Chip Select. Access time is the larger of tAcs or tscs +
- 4. Read Cycle is gated by Clock when tsa > twt. so that access begins at the falling edge of Clock. Access time is the larger of tACLK or twt. + ton.
- 5. IDR(max) is specified when all other gating conditions have been satisfied, specifically, for READ cycle: when ISA > LAA(max) IDR(max) and ISCS > LACS(max) - tDR(max) and tw. > tACLK(max) - IDR(max); for WRITE cycle: when ISD > tADI(max) - IDR(max) and ISWE > tAW(max) - IDR(max).


READ CYCLE GATED BY ADDRESS (Assumes Chip Select and Clock stable before Address)



READ CYCLE GATED BY CHIP SELECT (Assumes Address and Clock stable before Chip Select)



READ CYCLE GATED BY CLOCK (Assumes Address and Chip Select stable before Clock Low)



2763 drw 09

AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)


Symbol	Parameter ⁽¹⁾	Test Condition	10506LL15 100506LL15 101506LL15		10506LL18 100506LL18 101506LL18		
			Min.	Max.	Min.	Max.	Unit
Write Cycle	(2)			0	-	. O	
taw ⁽³⁾	Write Enable Low to Data Valid	_		5		5	ns
tad(4)	Data In Valid to Data Out Valid	-	- 3	5	- %	5	ns
tswe	Setup Time for Write Enable	-	1	* -	1 🗼	-	ns
tsD	Setup Time for Data In		1	-	1	-	ns
tHWE	Hold Time for Write Enable	-	2	-	2		ns
tHD	Hold Time for Data In	-	2	-	2 *	-	ns

1. Input and Output reference level is 50% point of waveform.


2. All Setup, Hold, and Access timing are the same as the Read Cycle with the addition of above requirements. Write Data appears on output pins after rising edge of clock.

3. Access time is the larger of taw or tsw: + tDR.
4. Access time is the larger of tabl or tsb + tDR.

WRITE CYCLE



CLOCK INPUT



2785 drw 11

ORDERING INFORMATION

